## **CprE 381: Computer Organization and Assembly-Level Programming**

## **Project Part 1 Report**

Team Members: Justin Jaeckel

Sam Burrel

Project Teams Group #: 8 2

Refer to the highlighted language in the project 1 instruction for the context of the following questions.

[Part 1 (d)] Include your final MIPS processor schematic in your lab report.

[Part 2 (a.i)] Create a spreadsheet detailing the list of M instructions to be supported in your project alongside their binary opcodes and funct fields, if applicable. Create a separate column for each binary bit. Inside this spreadsheet, create a new column for the N control signals needed by your datapath implementation. The end result should be an N\*M table where each row corresponds to the output of the control logic module for a given instruction.

## EXCEL SPREADSHEET IN FILES

[Part 2 (a.ii)] Implement the control logic module using whatever method and coding style you prefer. Create a testbench to test this module individually, and show that your output matches the expected control signals from problem 1(a).

[Part 2 (b.i)] What are the control flow possibilities that your instruction fetch logic must support? Describe these possibilities as a function of the different control flow-related instructions you are required to implement.

and	"0010"
or	"0011"
add	"0001"
sub	"1001
slt	"1000"
nor	"0101"
xor	"0100"
sII	"0110"
srl	"0111"
sra	"1111"

[Part 2 (b.ii)] Draw a schematic for the instruction fetch logic and any other datapath modifications needed for control flow instructions. What additional control signals are needed? Bne, link, jr,

[Part 2 (b.iii)] Implement your new instruction fetch logic using VHDL. Use Modelsim to test your design thoroughly to make sure it is working as expected. Describe how the execution of the control flow possibilities corresponds to the Modelsim waveforms in your writeup.

[Part 2 (c.i.1)] Describe the difference between logical (srl) and arithmetic (sra) shifts. Why does MIPS not have a sla instruction?

SRA can be used with signed ints while SRL cant because SRA retains the most significant bit while SRL does not. There is no SLA because functionally logical and arithmatic left shifts are the same.


[Part 2 (c.i.2)] In your writeup, briefly describe how your VHDL code implements both the arithmetic and logical shifting operations.

We included a toggle to decide if the shifter computes the arithmetic or logical. If the value is 0 it completes a logical operation, if it is 1 it is arithmetic, the value is saved and the most significant bit is written over.

[Part 2 (c.i.3)] In your writeup, explain how the right barrel shifter above can be enhanced to also support left shifting operations.

We created ours from the start to be able to choose the direction shifted. Again a toggle decides what is output from the shifter. By default everything is left shifted.

[Part 2 (c.i.4)] Describe how the execution of the different shifting operations corresponds to the Modelsim waveforms in your writeup.




[Part 2 (c.ii.1)] In your writeup, briefly describe your design approach, including any resources you used to choose or implement the design. Include at least one design decision you had to make.

I had to create 4 different gates to be able to complete the basic instructions, as well as an 8 to 1 mux to control all of the operations being calculated in the ALU

[Part 2 (c.ii.2)] Describe how the execution of the different operations corresponds to the Modelsim waveforms in your writeup.

[Part 2 (c.iii)] Draw a simplified, high-level schematic for the 32-bit ALU. Consider the following questions: how is Overflow calculated? How is Zero calculated? How is slt implemented?



[Part 2 (c.v)] Describe how the execution of the different operations corresponds to the Modelsim waveforms in your writeup.

<u> </u>	Msgs													
<pre>/tb_alu/N</pre>	32'h20	20												
	32'h0000003F	00000001				0000003F								
→ /tb_alu/s_B	32'h00000001	00000001									000FF801		00FF8001	
	32'hXXXXXXXX	XXXXXXXX												
→ /tb_alu/s_Op	4'h3	(1		9		3			8		5		4	
/tb_alu/s_Ovf	U													
/tb_alu/s_Carry	U													
→ /tb_alu/s_Z	U													
→ /tb_alu/s_B  → /tb_alu/s_Rsit  → /tb_alu/s_Op  /tb_alu/s_Ovf  /tb_alu/s_Carry	32'h00000001 32'hXXXXXXXX	XXXXXXXX		9		3			8		000FF801		00FF8001	

[Part 2 (c.viii)] justify why your test plan is comprehensive. Include waveforms that demonstrate your test programs functioning.

The test are comprehensive as they cover all major cases that come up.

[Part 3] In your writeup, show the Modelsim output for each of the following tests, and provide a discussion of result correctness. It may be helpful to also annotate the waveforms directly.

[Part 3 (a)] Create a test application that makes use of every required arithmetic/logical instruction at least once. The application need not perform any particularly useful task, but it should demonstrate the full functionality of the processor (e.g., sequences of many instructions executed sequentially, 1 per cycle while data written into registers can be effectively retrieved and used by later instructions). Name this file Proj1\_base\_test.s.

[Part 3 (b)] Create and test an application which uses each of the required control-flow instructions and has a call depth of at least 5 (i.e., the number of activation records on the stack is at least 4). Name this file Projl\_cf\_test.s.

[Part 3 (c)] Create and test an application that sorts an array with N elements using the BubbleSort algorithm (link). Name this file Proj1\_bubblesort.s.

[Part 4] report the maximum frequency your processor can run at and determine what your critical path is. Draw this critical path on top of your top-level schematics. What components would you focus on to improve the frequency?