OKI Semiconductor

This version: Jan. 1998 Previous version: Aug. 1996

MSM82C53-2RS/GS/JS

CMOS PROGRAMMABLE INTERVAL TIMER

GENERAL DESCRIPTION


The MSM82C53-2RS/GS/JS is programmable universal timers designed for use in microcomputer systems. Based on silicon gate CMOS technology, it requires a standby current of only $100\,\mu\text{A}$ (max.) when the chip is in the nonselected state. During timer operation, power consumption is still very low only 8 mA (max.) at 8 MHz of current required.

The device consists of three independent counters, and can count up to a maximum of 8 MHz (MSM82C53-2). The timer features six different counter modes, and binary count/BCD count functions. Count values can be set in byte or word units, and all functions are freely programmable.


FEATURES

- Maximum operating frequency of 8 MHz (MSM82C53-2)
- High speed and low power consumption achieved through silicon gate CMOS technology
- Completely static operation
- Three independent 16-bit down-counters
- 3 V to 6 V single power supply
- Six counter modes available for each counter
- Binary and decimal counting possible
- 24-pin Plastic DIP (DIP24-P-600-2.54): (Product name: MSM82C53-2RS)
- 28-pin Plastic QFJ (QFJ28-P-S450-1.27): (Product name: MSM82C53-2JS)
- 32-pin Plastic SSOP(SSOP32-P-430-1.00-K): (Product name: MSM82C53-2GS-K)

FUNCTIONAL BLOCK DIAGRAM



PIN CONFIGURATION (TOP VIEW)



13

ABSOLUTE MAXIMUM RATINGS

Parameter	Symbol	Condition		Rating		Units
Parameter	Symbol	Condition	MSM82C53-2RS	MSM82C53-2GS	MSM82C53-2JS	Units
Supply Voltage	V _{CC}	Daamaat		-0.5 to + 7		V
Input Voltage	V _{IN}	Respect to GND	-0.5 to $V_{00} \pm 0.5$			V
Output Voltage	V _{OUT}	to divid		-0.5 to V_{CC} + 0.5		V
Storage Temperature T _{STG}		_		-55 to + 150		°C
Power Dissipation	P _D	Ta = 25°C	0.9	0.7	0.9	W

OPERATING RANGES

Parameter	Symbol	Condition	Range	Unit
Supply Voltage	V _{CC}	V _{IL} = 0.2 V, V _{IH} = V _{CC} -0.2 V, Operating Frequency 2.6 MHz	3 to 6	V
Operating Temperature	Top		-40 to +85	°C

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min.	Тур.	Max.	Unit
Supply Voltage	V _{CC}	4.5	5	5.5	V
Operating Temperature	T _{op}	-40	+25	+85	°C
"L" Input Voltage	V _{IL}	-0.3	_	+0.8	V
"H" Input Voltage	V _{IH}	2.2	_	V _{CC} + 0.3	V

DC CHARACTERISTICS

Parameter	Symbol	Cor	Min.	Тур.	Max.	Unit	
"L" Output Voltage	V _{OL}	$I_{OL} = 4 \text{ mA}$		_	_	0.45	V
"H" Output Voltage	V _{OH}	$I_{OH} = -1 \text{ mA}$		3.7	_	_	V
Input Leak Current	ILI	$0 \le V_{IN} \le V_{CC}$	V _{CC} = 4.5 V to 5.5 V	-10	_	10	μΑ
Output Leak Current	I _{LO}	$0 \le V_{OUT} \le V_{CC}$	Ta = -40°C to $+85$ °C	-10	_	10	μΑ
Standby Supply Current	Iccs	$\label{eq:control_control} \begin{split} \overline{CS} &\geq V_{CC} \text{ - } 0.2 \text{ V} \\ V_{IH} &\geq V_{CC} \text{ - } 0.2 \text{ V} \\ V_{IL} &\leq 0.2 \text{ V} \end{split}$		_		100	μА
Operating Supply Current	I _{CC}	t_{CLK} = 125 ns C_L = 0 pF		_	_	8	mA

AC CHARACTERISTICS


 $(V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}, \text{ Ta} = -40 \text{ to } +85^{\circ}\text{C})$

Damenton.	0	MSM	82C53-2	1124	1, 10	2 IIII		
Parameter	Symbol	Min.	Max.	Unit	00	Condition		
Address Set-up Time before Reading	t _{AR}	30	_	ns				
Address Hold Time after Reading	t _{RA}	0	_	ns	Read			
Read Pulse Width	t _{RR}	150	_	ns	Cycle			
Read Recovery Time	t _{RVR}	200	_	ns				
Address Set-up Time before Writing	t _{AW}	0	_	ns				
Address Hold Time after Writing	t _{WA}	20	_	ns				
Write Pulse Width	t _{WW}	150	_	ns	Write			
Data Input Set-up Time before Writing	t _{DW}	100	_	ns	Cycle			
Data Input Hold Time after Writing	t _{WD}	20	_	ns				
Write Recovery Time	t _{RVW}	200	_	ns		0 450 5		
Clock Cycle Time	t _{CLK}	125	D.C.	ns		$C_L = 150 \text{ pF}$		
Clock "H" Pulse Width	t _{PWH}	60	_	ns				
Clock "L" Pusle Width	t _{PWL}	60	_	ns	Clock			
"H" Gate Pulse Width	t _{GW}	50	_	ns	and			
"L" Gate PUlse Width	t _{GL}	50	_	ns	Gate			
Gate Input Set-up Time before Clock	t _{GS}	50	_	ns	Timing			
Gate Input Hold Time after Clock	t _{GH}	50	_	ns				
Output Delay Time after Reading	t _{RD}	_	120	ns				
Output Floating Delay Time after Reading	t _{DF}	5	90	ns				
Output Delay Time after Gate	t _{ODG}	_	120	ns	Delay			
Output Delay Time after Clock	t _{OD}	_	150	ns	Time			
Output Delay Time after Address	t _{AD}	_	180	ns				


Note: Timing measured at V_L = 0.8 V and V_H = 2.2 V for both inputs and outputs.

TIMING CHART


WriteTiming



Read Timing




Clock & Gate Timing



DESCRIPTION OF PIN FUNCTIONS

Pin Symbol	Name	Input/Output	Function
D ₇ - D ₀	Bidirectional Data Bus	Input/Output	Three-state 8-bit bidirectional data bus used when writing control words and count values, and reading count values upon reception of $\overline{\text{WR}}$ and $\overline{\text{RD}}$ signals from CPU.
CS	Chip Select Input	Input	Data transfer with the CPU is enabled when this pin is at low level. When at high level, the data bus (D_0 thru D_7) is switched to high impedance state where neither writing nor reading can be executed. Internal registers, however, remain unchanged.
RD	Read Input	Input	Data can be transferred from MSM82C53-2 to CPU when this pin is at low level.
WR	Write Input	Input	Data can be transferred from CPU to MSM82C53-2 when this pin is at low level.
A ₀ - A ₁	Address Input	Input	One of the three internal counters or the control word register is selected by A_0/A_1 combination. These two pins are normally connected to the two lower order bits of the address bus.
CLK ₀ - 2	Clock Input	Input	Supply of three clock signals to the three counters incorporated in MSM82C53-2.
GATE ₀ - ₂	Gate Input	Input	Control of starting, interruption, and restarting of counting in the three respective counters in accordance with the set control word contents.
OUT ₀ - 2	Counter Output	Output	Output of counter output waveform in accordance with the set mode and count value.

SYSTEM INTERFACING



DESCRIPTION OF BASIC OPERATIONS

Data transfers between the internal registers and the external data bus is outlined in the following table.

CS	RD	WR	A ₁	A ₀	Function
0	1	0	0	0	Data Bus to Counter #0 Writing
0	1	0	0	1	Data Bus to Counter #1 Writing
0	1	0	1	0	Data Bus to Counter #2 Writing
0	1	0	1	1	Data Bus to Control Word Register Writing
0	0	1	0	0	Data Bus from Counter #0 Reading
0	0	1	0	1	Data Bus from Counter #1 Reading
0	0	1	1	0	Data Bus from Counter #2 Reading
0	0	1	1	1	
1	×	×	×	×	Data Bus High Impedance Status
0	1	1	×	×	


imes denotes "not specified".

DESCRIPTION OF OPERATION

MSM82C53-2 functions are selected by a control word from the CPU. In the required program sequence, the control word setting is followed by the count value setting and execution of the desired timer operation.

Control Word and Count Value Program

Each counter operation mode is set by control word programming. The control word format is out-lined below.



• Select Counter (SC0, SC1): Selection of set counter

SC1	SC0	Set Contents
0	0	Counter #0 Selection
0	1	Counter #1 Selection
1	0	Counter #2 Selection
1	1	Illegal Combination

• Read/Load (RL1, RL0): Count value Reading/Loading format setting

RL1	RL0	Set Contents		
0	0	Counter Latch Operation		
0	1	Reading/Loading of Least Significant Byte (LSB)		
1	0	Reading/Loading of Most Significant Byte (MSB)		
1	1	Reading/Loading of LSB Followed by MSB		

• Mode (M2, M1, M0): Operation waveform mode setting

M2	M1	МО	Set Contents
0	0	0	Mode 0 (Interrupt on Terminal Count)
0	0	1	Mode 1 (Programmable One-Shot)
×	1	0	Mode 2 (Rate Generator)
×	1	1	Mode 3 (Square Wave Generator)
1	0	0	Mode 4 (Software Triggered Strobe)
1	0	1	Mode 5 (Hardware Triggered Strobe)

[×] denotes "not specified".

• **BCD**: Operation count mode setting

BCD	Set Contents	
0	Binary Count (16-bit Binary)	
1	BCD Count (4-decade Binary Coded Decimal)	

After setting Read/Load, Mode, and BCD in each counter as outlined above, next set the desired count value. (In some Modes, counting is started immediately after the count value has been written). This count value setting must conform with the Read/Load format set in advance. Note that the internal counters are reset to 0000H during control word setting. The counter value (0000H) can't be read.

If the two bytes (LSB and MSB) are written at this stage (RL0 and RL1 = 1,1), take note of the following precaution.

Although the count values may be set in the three counters in any sequence after the control word has been set in each counter, count values must be set consecutively in the LSB-MSB order in any one counter.

Example of control word and count value setting

Counter #0: Read/Load LSB only, Mode 3, Binary count, count value 3H
Counter #1: Read/Load MSB only, Mode 5, Binary count, count value AA00H
Counter #2: Read/Load LSB and MSB, Mode 0, BCD count, count value 1234

MVI A, 1EH Counter #0 control word setting OUT n3 MVI A, 6AH Counter #1 control word setting OUT n3 MVI A, B1H Counter #2 control word setting OUT n3 MVI A, 03H Counter #0 control value setting OUT n0 MVI A, AAH Counter #1 control value setting OUT n1 MVI A, 34H OUT n2 Counter #2 count value setting (LSB then MSB) MVI A, 12H OUT n2

Notes: n0: Counter #0 address

n1: Counter #1 address n2: Counter #2 address

n3: Control word register address

• The minimum and maximum count values which can be counted in each mode are listed below.

Mode	MIn.	Max,	Remarks
0	1	0	0 executes 10000H count (ditto in other modes)
1	1	0	_
2	2	0	1 cannot be counted
3	2	1	1 executes 10001H count
4	1	0	_
5	1	0	_

Mode Definition

Mode 0 (terminal count)

The counter output is set to "L" level by the mode setting. If the count value is then written in the counter with the gate input at "H" level (that is, upon completion of writing the MSB when there are two bytes), the clock input counting is started. When the terminal count is reached, the output is switched to "H" level and is maintained in this status until the control word and count value are set again.

Counting is interrupted if the gate input is switched to "L" level, and restarted when switched back to "H" level.

When Count Values are written during counting, the operation is as follows:

1-byte Read/Load	When the new count value is written, counting is stopped
•	immediately, and then restarted at the new count value by the next
	clock.
2-byte Read/Load	. When byte 1 (LSB) of the new count value is written, counting is
	stopped immediately. Counting is restarted at the new count
	value when byte 2 (MSB) is written.

Mode 1 (programmable one-shot)

The counter output is switched to "H" level by the mode setting. Note that in this mode, counting is not started if only the count value is written. Since counting has to be started in this mode by using the leading edge of the gate input as a trigger, the counter output is switched to "L" level by the next clock after the gate input trigger. This "L" level status is maintained during the set count value, and is switched back to "H" level when the terminal count is reached.

Once counting has been started, there is no interruption until the terminal count is reached, even if the gate input is switched to "L" level in the meantime. And although counting continues even if a new count value is written during the counting, counting is started at the new count value if another trigger is applied by the gate input.

Mode 2 (rate generator)

The counter output is switched to "H" level by the mode setting. When the gate input is at "H" level, counting is started by the next clock after the count value has been written. And if the gate input is at "L" level, counting is started by using the rising edge of the gate input as a trigger after the count value has been set.

An "L" level output pulse appears at the counter output during a single clock duration once every n clock inputs where n is the set count value. If a new count value is written during while counting is in progress, counting is started at the new count value following output of the pulse currently being counted. And if the gate input is switched to "L" level during counting, the counter output is forced to switch to "H" level, the counting being restarted by the rising edge of the gate input.

Mode 3 (square waveform rate generator)

The counter output is switched to "H" level by the mode setting. Counting is started in the same way as described for mode 2 above.

The repeated square wave output appearing at the counter output contains half the number of counts as the set count value. If the set count value (n) is an odd number, the repeated square wave output consists of only (n+1)/2 clock inputs at "H" level and (n-1)/2 clock inputs at "L" level.

If a new count value is written during counting, the new count value is reflected immediately after the change ("H" to "L" or "L" to "H") in the next counter output to be executed. The counting operation at the gate input is done the same as in mode 2.

Mode 4 (software trigger strobe)

The counter output is switched to "H" level by the mode setting. Counting is started in the same way as described for mode 0. A single "L" pulse equivalent to one clock width is generated at the counter output when the terminal count is reached.

This mode differs from 2 in that the "L" level output appears one clock earlier in mode 2, and that pulses are not repeated in mode 4. Counting is stopped when the gate input is switched to "L" level, and restarted from the set count value when switched back to "H" level.


Mode 5 (hardware trigger strobe)

The counter output is switched to "H" level by the mode setting. Counting is started, and the gate input used, in the same way as in mode 1.


The counter output is identical to the mode 4 output.

The various roles of the gate input signals in the above modes are summarized in the following table.


Gate Mode	"L" Level Falling Edge	Rising Edge	"H" Level
0	Counting not possible		Counting possible
1		(1) Start of counting(2) Retriggering	
2	(1) Counting not possible(2) Counter output forced to "H" level	Start of counting	Counting possible
3	(1) Counting not possible(2) Counter output forced to "H" level	Start of counting	Counting possible
4	Counting not possible		Counting possible
5		(1) Start of counting(2) Retriggering	




Mode 1




Mode 2




Mode 3



Mode 4



Mode 5



Note: "n" is the value set in the counter. Figures in these diagrams refer to counter values.

Reading of Counter Values

All MSM82C53-2 counting is down-counting, the counting being in steps of 2 in mode 3. Counter values can be read during counting by (1) direct reading, and (2) counter latching ("read on the fly").

Direct reading


Counter values can be read by direct reading operations.

Since the counter value read according to the timing of the $\overline{\text{RD}}$ and CLK signals is not guaranteed, it is necessary to stop the counting by a gate input signal, or to interrupt the clock input temporarily by an external circuit to ensure that the counter value is correctly read.

Counter latching


In this method, the counter value is latched by writing counter latch command, thereby enabling a stable value to be read without effecting the counting in any way at all. An example of a counter latching program is given below.

Counter latching executed for counter #1 (Read/Load 2-byte setting)



Example of Practical Application

MSM82C53-2 used as a 32-bit counter.



Use counter #1 and counter #2

Counter #1: mode 0, upper order 16-bit counter

value

Counter #2: mode 2, lower order 16-bit counter

value

This setting enables counting up to a maximum of 2^{32} .

NOTICE ON REPLACING LOW-SPEED DEVICES WITH HIGH-SPEED DEVICES

The conventional low speed devices are replaced by high-speed devices as shown below. When you want to replace your low speed devices with high-speed devices, read the replacement notice given on the next pages.

High-speed device (New)	Low-speed device (Old)	Remarks
M80C85AH	M80C85A/M80C85A-2	8bit MPU
M80C86A-10	M80C86A/M80C86A-2	16bit MPU
M80C88A-10	M80C88A/M80C88A-2	8bit MPU
M82C84A-2	M82C84A/M82C84A-5	Clock generator
M81C55-5	M81C55	RAM.I/O, timer
M82C37B-5	M82C37A/M82C37A-5	DMA controller
M82C51A-2	M82C51A	USART
M82C53-2	M82C53-5	Timer
M82C55A-2	M82C55A-5	PPI

Differences between MSM82C53-5 and MSM82C53-2

1) Manufacturing Process

These devices use a $3\,\mu$ Si-Gate CMOS process technology and have the same chip size.

2) Function

These devices have the same logics except for changes in AC characteristics listed in (3-2).

3) Electrical Characteristics

3-1) DC Characteristics

Parameter	Symbol	MSM82C53-5	MSM82C53-2
Average Operating Current	Icc	5 mA maximum (tcLK=200 ns)	8 mA maximum (tclk=125 ns)

As shown above, the characteristics of these devices are identical under the same test condition. The MSM82C53-2 satisfies the characteristics of the MSM82C53-5.


3-2) AC Characteristics

Parameter	Symbol	MSM82C53-5	MSM82C53-2
Address Hold Time After Write	twa	30 ns minimum	20 ns minimum
Data Input Hold Time After Write	twD	30 ns minimum	20 ns minimum
Clock Cycle Time	tclk	200 ns minimum	125 ns minimum

As shown above, the MSM82C53-2 satisfies the characteristics of the MSM82C53-5.

PACKAGE DIMENSIONS

(Unit: mm)



Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

QFJ28-P-S450-1.27 4.35 ± 0.2 2.55 TYP. <u>ŏoooooŏ</u> 118 □11.51± 0.08 012.45 ± 0.13 0.25 INDEX MARK Spherical surface (5) (m) 0.635 MIN. 1.27 0.81MAX. SEATING PLANE 0.41± 0.1 **₩**0.18**₩** Epoxy resin Package material 10.6 ± 0.25 Lead frame material Cu alloy Pin treatment Solder plating Solder plate thickness 5 µm or more Package weight (g) 1.00 TYP.

(Unit: mm)

Notes for Mounting the Surface Mount Type Package

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage.

Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).

SS0P32-P-430-1.00-K

12.0 ± 0.5

INDEX MARK Mirror finish

7.9 ± 0.1

0.48 TYP.

2.05 ± 0.3 **¾**0~10° 1.2 ± 0.2 1.3 TYP.

Epoxy resin

Solder plating $5\,\mu m$ or more

42 alloy

0.60 TYP.

9.6 ± 0.2

2.5 MAX. 2.2 ± 0.2

0.25

Package material

Pin treatment

Lead frame material

Solder plate thickness Package weight (g)

0.2 +0.1

0.35 ± 0.1 0.20 M

(Unit: mm)

Notes for Mounting the Surface Mount Type Package

15.95 ± 0.1

1.0

SEATING PLANE

The SOP, QFP, TSOP, SOJ, QFJ (PLCC), SHP and BGA are surface mount type packages, which are very susceptible to heat in reflow mounting and humidity absorbed in storage. Therefore, before you perform reflow mounting, contact Oki's responsible sales person for the

product name, package name, pin number, package code and desired mounting conditions (reflow method, temperature and times).