82C929
Multimedia Audio Controller

General Description

The OPTi 82C929 is an integrated digital sound controller for PC sound applications. 82C929 is compatible with Sound BlasterTM, Ad LibTM, MPU-401, and Microsoft Windows Sound SystemTM.

The 82C929 16-bit Sound Controller provides all of the digital functions and interfaces for the Sound Blaster-compatible and Microsoft Windows Sound System-compatible card. The 82C929 is intended to provide an integrated audio solution for business audio, educational/entertainment sound and multimedia applications.

The 82C929 includes the functions of AT Bus interface, Sound Blaster TM -compatible Digital Audio Processor, MIDI interface, Windows Sound System TM interface, FM synthesizer interface, Wave Table Synthesizer interface, Game Port timer, Codec/Mixer interface as well as interfaces to four different types of CD ROM's. All DMA and interrupt selections are software programmable. The 82C929 provides enough driving capabilities for AT-Bus interfaces and thus eliminates the need for external buffering. There is also a power-down mode for power-conscious system designs.

Features

- Integrated sound controller compatible with Sound Blaster,
 Ad Lib, and
 Microsoft Windows Sound System.
- 8 or 16-bit sound data:

 Sound Blaster 8-bit Audio up to

 44.1KHz stereo

 Windows 3/16-bit audio up to 48KHz
- Integrated MIDI UART with 8-byte FIFO for both in and out with MPU-401 interface.
- Direct OPL2/OPL3/OPL4 interface

- Built-In Game Port Timer
- CD ROM interface for IDE SONY Mitsumi Panasonic
- All interfaces are software programmable including

I/O Address, IRQ, and DRQ.

- 24mA drivers for direct AT Bus interface
- · Powerdown mode
 - Silence mode to turn off all audio functions

Applications

Together with the Yamaha OPL3 FM synthesis chip and a 16-bit Codec such as Crystal Semiconductor 4231 or Analog Devices 1346, 82C929 provides the integrated solution for the following applications:


- 16-bit sound quality Sound Blaster + Windows Sound System Compatible Card
- 20 Voice FM Synthesis
- 16-bit CD-quality WAVE audio up to 48KHz stereo
- four types of CD ROM interface
- Game Port
- MPU-401 and Sound Blaster MIDI interface
- OPL4 or other wave table synthesis upgrade
- All trademarks are those of their respective companies. This specification is subject to change without notice.

07/19/94

912-3666-613

Rev 1.0

82C929 BLOCK DIAGRAM



82C929
Multimedia Audio Controller

PIN LIST

PIN NAME	PIN#	I/O	I/O Type	FUNCTION	To/From
AT BUS SIGNAL	. (36)				
IOWn	20	1	TTL-Smt	IO Write Command	AT BUS
			50K pull-up	<u> </u>	
IORn	21	I	TTL-Smt	IO Read Command	AT BUS
		<u> </u>	50K pull-up		
AEN	22	I	TTL-Smt	DMA Address Enable	AT BUS
RESET	34	I	TTL-Smt	System Reset Input	AT BUS
	<u> </u>	·	50K p-d		
OSC	94	I	TTL	AT 14.318 MHz clock	AT BUS
SA11	8	I	TIL	System Address	AT BUS
SA10	7				
SA9	6				
SA8	5				
SA7	4				
SA6	3				
SA5	100		'		
SA4	99				
SA3	98				
SA2	97 .				
SAI	96			į	
SA0	95				
SD7	33	В	TTL	System Data Bus	AT BUS
SD6	32		24mA		
SD5	31				
SD4	30				
SD3	27				
SD2	26				1
SDI	25				
SD0	24				
DACK0n	15	I	TTL	DMA Acknowledge	AT BUS
DACKIn	17		50Kohm		
DACK3n	19		pull-up	·	į
DRQ0	14	T	18mA	8-bit DMA Request	AT BUS
DRQI	16		50Kohm		
DRQ3	18		pull-down		
IRQ5	11	Open-	18mA	Interrupt Request	AT BUS
		Drain	5Kohm		
IRQ7	12	В	pull-up		
IRQ9	13		TTL	IRQ7-11 bidirectional for WSS	
IRQ10	10		•	auto interrupt determination	
IRQ11	9				
MIDI INTERFACI	E SIGNAL	. (2)			•
RXD	45	I	TTL-Smt	Receive Data	MIDI Port
TXD	46	0	18mA	Transmit Data	MIDI Port

07/19/94

82C929 Multimedia Audio Controller

FM INTERFAC	E SIGNAL	(11)			
FMINT	74	I	TTL 5Kohm pull-up	FM Timer Interrupt, active low	FM
FMCLK/YA2	73	0	4mA	FM Clock output high during powerdown/ OPL4 Address[2]	FM
FMCSn	72	. 0	4mA	FM Chip Select, Asserted for IO address SBBase + 0-3 SBBase + 8-9 388-38B	FM
XD7	75	В	TTL/4mA	Local Data Bus	FM
XD6	76		5Kohm pull-up		
XD5	77				
XD4	78			·	
XD3	81				
XD2	82				
XDI	\$ 83				
XD0	84			<u> </u>	1
CD ROM INTER	FACE SIG.	NAL (1:	3)		
CA1	86	0	12mA ·	CD ROM Address 1	CD ROM
CA0	87	0	12mA	CD ROM Address 0	CD ROM
XCSn	88	0	12mA	CD ROM Chip Select	CD ROM
XACKn	89	В	TTL/12mA	CD ROM DMA Acknowledge	CD ROM
XDRQ	90	I	TTL 50Kohm puil-down	CD ROM DMA Request	CD ROM
XINT	91	I	TTL 50Kohm pull-up	CD ROM Interrupt Request	CD ROM
CA2	85	В	TTL 12mA	CD ROM Address 2	CD ROM
CMDn	92	0	12mA	Command Output	CD ROM
CDOEn	93	0	4mA	CD data buffer output enable	
CDHOEn	68	70	4mA	CD[15:8] data buffer output enable	
XIORn	69	0	12mA	Buffered IORn	CD ROM, FM
XIOWn	70	0	12mA	Buffered IOWn	CD ROM, FM
RESETA	71	0	12mA	Buffered RESET, active low	CD ROM, FM
GAME INTERFA	CE SIGNA	L (9)			
GPWRn/	35	0	4mA	External GP Timer Mode:	Game Port
OUT0/			TTL	Game Port Write Enable	
OPL3CSn			50k puil-up	Internal GP Timer Mode:	[
			•	OUTMX=0: OUT0	
				OUTMX=1: OPL3CSn	

07/19/94

💻 9004196 0001476 8T4 🖿

82C929
Multimedia Audio Controller

GD7	36	-	T		
1	36	I	TTL	Game Port Data	
GD6	37				
GD5	38				
GD4	39				
GD3	41				
GD2	42				
GDI	43				
GD0	44				
CODEC/MIXER S	IGNAL (19)			
SPAI	55	В	TTL/4mA	Codec address	
SPA0	54		50k pu		
SPD7	63	В	TTL/4mA	Codec data	
SPD6	62		50K pu		
SPD5	61	1			
SPD4	60				
SPD3	59	1			
SPD2	58	l			
SPD1	57				
SPD0	56			İ	
SPWRn	64	0	4mA	Codec Write command	
SPRDn	65	0	4mA	Codec Read command	-
SPCSn	66	0	4mA	Codec chip select	
SPINT	67	I	TTL	Codec interrupt request	
PDRQ	48	I	TTL	Playback DMA request	
CDRQ	50	I	TTL	Capture DMA request	
SPPDN	47	0	4mA	Codec Powerdown, active low	
PDAKa	49	0	4mA	Playback DMA acknowledge	
CDAKıı	51	0	4mA	Capture DMA acknowledge	
POWER PINS					
Vœ	2, 29, 52	. 79			
Gad	1, 23, 28	, 40, 53,	80		
TOTAL	100 (90 :	Signals,	4 Vcc, 6 Gnd)		

82C929
Multimedia Audio Controller

82C929 Register Map

VO Address	Description	R/W
SBBase + 0	Left FM Status Port	R only
ALBase + 0		
SBBase + 0	Left FM Register Address Port	W only
ALBase + 0		
SBBase + 1	Left FM Data Port	W only
ALBase + 1		
SBBase + 2	Right FM Register Address Port	W only
ALBase + 2		
SBBase + 3	Right FM Data Port	W only
ALBase + 3		
SBBase + 4	Mixer Address Port	W only
SBBase ÷ 5	Mixer Data Port	R/W
SBBase + 6	Digital Audio Processor	W only
	Software Reset	
SBBase + 8	FM Status Port	Ronly
SBBase + 3	FM Register Address Port	Wonly
SBBase ÷ 9	FM Data Port	Wonly
SBBase + A	Digital Audio Processor Read	R only, Digital Audio
	Data	ProcessorAO=0
SBBase + C	Digital Audio Processor Write	W only, Digital Audio
	Data/Cmd	ProcessorAO=1
SBBase + C	Digital Audio Processor Write	R only, Digital Audio
	Buffer Status	ProcessorAO=1
SBBase + E	Digital Audio Processor Output	R only, Digital Audio
	Buffer Status Reg	ProcessorAO=1
WSBase + 0-3	Configuration	W only
WSBase ÷ 0-3	Version	R only
WSBase + 4	Codec Index Reg	R/W, exists in Codec and
		shadowed in 82C929
WSBase + 5	Codec Indexed Data Reg	R/W, exists in Codec only
WSBase + 6	Codec Status Reg	R/W, exists in Codec only
WSBase + 7	Codec Direct Data	R/W, exists in Codec only
200-207	Game Port	R/W
CDBase + 0/3	CD ROM Interface Registers	R/W
MCBase+3 (\$F8F)	Password Register	W only
MCBase+1 (\$F8D)	MC1	R/W
MCBase+2 (SF8E)	MC2	R/W
MCBase+3 (\$F8F)	MC3	R/W
MCBase+4 (\$F90)	MC4	R/W
MCBase+5 (\$F91)	MC5	R/W
MCBase+6 (SF92)	MC6	R/W

82C929 Register Definition

	ase + 1) R/W w	neis pedatrot	- 1/2 0 2 / 0 . 0	, ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	******		
7	6	5	4	3	2	1	0
MOD	PDN	Sound E	ASE[1:0]		CDTYPE[2:0]		GPEN#
default=1	default=0	default=0	0	jumper pins	s=SPA1, SPA0 =000	, GPWR11	
Mode	Powerdown	WSS Base Address:		000: CD is 001: SONY	Game Port Enable		
0: SB 1: WSS	0: normal 1: powerdown	00: WSB: 01: WSB: 10: WSB: 11: WSB:	ase=E80 ase=F40	010: Mitsur 011: Panase 100: Second 101: reserve	onic dary IDE ed		0: enabled 1: disabled

Mode Control Register 1:

MOD: Operation Mode

0: Sound Blaster Compatible Mode, this is the default setting

1: Window Sound Compatible Mode

PDN: Powerdown Mode

When high, 82C929 enters powerdown mode. In this mode, all internal clocks are stopped and FMCLK is stopped in the high level.

Sound Base: I/O Base Address

In Window Sound System mode, MC[5:4] selects the I/O base address among the four specified addresses.

CD TYPE: Type of CD ROM Interface

Normal Setting: 00 Hex

MC2 (MCBase + 2): R/W with password									
7	6	5	4	3	2	1	0		
	EL[1:0]	OPL4		CDIRQ[2:0	וֹס	CDDR	Q[1:0]		
CD Base Ad	idress Select	OPL4	CD IRQ Select CD DRQ Select						
00: CDBase 01: CDBase 10: CDBase 11: CDBase	= 330 = 360	0: OPL3 1: OPL4	001: CD 010: CD 011: CD 100: CD 101: CD 110: CD	IRQ = 7 $IRQ = disable$ $IRQ = 9$ $IRQ = 10$	ed.	00: CD DRO 01: CD DRO 10: CD DRO 11: CD DRO	$\hat{S} = 0$ $\hat{S} = 1$		

The initial value is 03.

CDSEL: CD ROM Base Address

The Base I/O address for CD ROM interface.

OPL4: Yamaha OPL4 Synthesis Chip

When '0', the OPL3 FM synthesis chip is assumed. When '1', the OPL4 Wave Table synthesis chip is assumed. The default is OPL3.

CDIRQ: CD ROM Interrupt Select

This field selects the interrupt channel for CD ROM interface.

CDDRQ: CD ROM DMA Select

Normal Setting: 03 Hex

7 6	5 4	3	2	1	0
DAIRQ[1:0]	DADRQ[1:0]	FMAP	DABASE	REV[1:0] / GPMODE	
DA IRQ Select	DA DRQ Select	Frequency Map	DA Base Address	R: Chip ID	Number
00: $IRQ = 7$	00: DRQ = 1				
01: $IRQ = 10$	01: DRQ = 0	0: Normal	0: 220	W: Bit 1 is	GPMODE
10: $IRQ = 5$	10: DRQ = 3	1: Single	1: 240	Game Port	Timer Mod
 IRQ is disabled 	11: DRQ is disabled			0: External	
	_1	ļ		1: Internal	

After system reset, the default value of this register is 00. This register is not jumper-initializable.

DAIRQ: Digital Audio Interrupt Request Select for Sound Blaster Mode

DADRQ: Digital Audio DMA Channel Select for Sound Blaster Mode

07/19/94

82C929
Multimedia Audio Controller

FMAP: Frequency Mapping Select for Sound Blaster Mode. In Normal mode, frequency is mapped to the nearest frequency using both crystals of the CODEC. In Single mode, frequency is mapped only to the 16 MHz crystal of the CODEC.

Normal Setting: 02 Hex

MC4 User Programmable General Purpose Register										
7	6	5	4	3	2	1	0			
reserved	GPOUT	reserved	OUTMX	FMCLK	SILENCE	SBVER				
Must be	General Purpose Output	Must be	see GPWRn	0: OPL3 1: OPL2	0: Audio Enabled 1: Audio	00; 1 01; 1 10; 1	1.5			
			1		Disabled	11: 4	1.4			

GPOUT[1:0]:

General Purpose Outputs.

SBVER:

Sound Blaster version.

Default = 00

Normal Setting: A2 Hex

MC5 Diagn	ostic Registe	ा	•				
7	6	5	4	3	2	1	0
reserved	reserved	SHPASS	SPACCE S	CFIFO	reserved	CFIX	reserved
Must be	Must be	Shadow Protect 0: shadow regs are not protected 1: protected	Codec Access 0: blocked 1: enabled	Command FIFO EN (write only)	Must be '1'	'1' for CS4231 '0' for AD1848	Must be

SHPASS:

To protect the internal CODEC shadow registers from written.

SPACCESS:

To enable access to CODEC during Sound Blaster mode.

CFIFO:

To enable command FIFO in Sound Blaster mode.

CFIX:

To enable fix for Crystal 4248/4231 synchronization delays.

Normal Setting: 2F Hex (for CS4231/4248)/ 25 Hex (for AD1848/1846)

07/19/94

82C929
Multimedia Audio Controller

MC6 MIDI	MC6 MIDI Interface Register (write only)										
7	6	5	4	3	2	1	0				
MPU401	MPU401 Base		MPU401	Interrupt	reserved	reserved	reserved				
l: Enable	00: MPUBase=330		00: IRQ9	00: IRQ9							
	01: MPUBase=320		01: IRQ10	01: IRQ10		Must be	Must be				
	10: MPUBa	se=310	10: IRQ5		.0,	'1'	'1'				
<u> </u>	11: MPUBa	se=300	11: IRQ7								

Normal Setting: 83 Hex

Digital Audio Processor Software Reset (SBBase+6) Write Only								
7	6	5	4	3	2	1	0	
don't care							RESET	

RESET = '1' will perform a software reset on the Digital Audio Processor at the end of the IO write command. It actually sets a software reset flag. This software reset is terminated by performing another write at this location with RESET = '0'. A system reset will reset the software reset flag and thus terminates the software reset.

All other bits are don't care.

Digital Audio Processor Read Data (SBBase+A) Read Only									
7	6	5	4	3	2	1	0		
DATA									

This is the data output port of the Digital Audio Processor.

Digital Aud	io Processor	Write Buffe	r Status (SBB	ase+C) Read	Format		
7	6	5	4	3	2	1	0
IBFULL (SBBase+A)[6:0]							

IBFULL is 'I' when the Digital Audio Processor Input Buffer is full. This flag is set when the host CPU writes data in the input data bus buffer and cleared when the data is read by the internal Digital Audio Processor.

Digital Audio Processor Data/Command Register (SBBase+C) Write Format									
7	6	5	4	3	2	1	0		
	Command/Data								

This is the data/command write port for the Digital Audio Processor.

07/19/94

Multimedia Audio Controller

Digital Aud	io Processo	Output Buj	fer Status (SB	Base+E) Rea	d Only		
7	6	5	4	3	2	1	0
OBFULL			Ou	imut Buffer (6	:0]	· · · · · · · · · · · · · · · · · · ·	

OBFULL = 1 when the Digital Audio Processor Output Buffer is full. This flag is set in the Digital Audio Processor when data is written in the output data bus buffer and cleared when the host CPU or the DMA controller reads the data in the output data bus buffer.

Reading this register will also clear the Digital Audio Processor interrupt request.

7	6	5	4	3	2	1	0	
reserved	ISS		WSIRQ			WSDR	o ·	
	0: normai	000: disable	:d		Playb	ack	Capture	
	l: auto	001: IRQ7		•	000: disabled		disabled	
	interrupt	010: IRQ9			001: DRQ0	disabled		
	selection	011: IRQ10			010: DRQ1	disabled		
		100: IRQ11				3 .	disabled	
		101,110,11	: reserved		100: disabl	ed I	DRQ1	
					101: DRQ0		DRÒI	
					110: DRQ1		DRQ0	
					111: DRQ3		DRQ0	

ISS: IRQ Sense Source

WSS Version Register (WSBase+0-3) Read Only							
7	6	5:0					
Channel Available	IrqSense	Version					
0: DRQ0/1/3 and IRQ7/9/10/11 available 1: DRQ1/3 and IRQ7/9 available	0: no interrupt 1: WSS interrupt active	04h					

82C929
Multimedia Audio Controller

TIMING PARAMETERS

		Min	Max	Units
AT Bus Timing				
OSC (14.318 MHz) Frequency	COSCP	14.000	14.500	MHz
OSC High Width	^t OSCH	32	40	ns
OSC Low Width	^t OSCL	32	40	ns
RESET to RSTn	^t RST	40	80	ns
IORn/IOWn Command Width	'CMDW	120		ns
Write Data Setup to IOWn Rising	'WDSU	30		ns
Write Data Hold from IOWn Rising	CHQW ¹	15		ns .
Read Access Time	tRAC .	20	50	ns
Address Setup to IORn/IOWn Failing	^t ASU	50		ns
Address Hold from IORn/IOWn Rising	· tahd	30		·ns
DACKn Setup to IORn/IOWn Falling	^t DKSU	40		ns
DACKn Hold from IORn/IOWn Rising	· LDKHD	160		ns
SD Hold from IORn Rising	^t DHR	0	20	ns
DRQ Hold from IORn/IOWn Falling	^t DRHD	0	25	DS
CD ROM/FM/Mixer/Game Port Interface Tin	ning	!		
SA to CA Delay	^t CA	3	20	ns
SA to XCSn/FMCSn/MIXCSn	tXCS	5	20	DS .
SD to XD Delay	t _{XD}	5	30	DS
XD to SD Delay	tXSD	5	30	ns
XD Read Data Hold	tXDH	5		ns
IORn/IOWn to XIORn/XIOWn Delay	^t CMDD	3	20	ns
IORn/IOWn to GPRn/GPWn Delay				
IOWn to XD Enable Delay	tXDE	5	20	ns
XDRQ to DRQn Delay	^t DRQ	5	20	ns
DACKn to XDAKn Delay	^t XDAK	5	20	ns
AD1848 Interface Timing		<u> </u>		
SA to SPCSn Delay	^t SPCS	5	20	ns
SD to SPD Delay	tSPD	5	25	ns

07/19/94

82C929
Multimedia Audio Controller

SPD to SD Delay	^t SPSD	5	20	ns
SPD Read Data Hold	(SPDH	5		ns
IORn/IOWn to SPRn/SPWn Delay	(SPW	3	20	ns
(OWn to SPD Enable Delay	^t SPDE	5	20	ns
IOWn rising to SPD Disable Delay	^t SPDN	10	40	ns
DACKn to PDAKn/CDAKn Delay	^t XDAK	5	20	ns

DC Electrical Characteristics


		Min	Max	Units	Conditions
Operating Supply Voltage	Vcc	4.5	5.5	V	
High Level Input Voltage	V _{IH}	2.4	Vcc + 0.3	V	Vcc=min
High Level Input Voltage for RESET	V _{IHa}	3.5	Vcc + 0.3	V	Vcc=min
Low Level Input Voltage	VIL	-0.3	0.8	v	Vcc=max
High Level Output Voltage	VOH	Vcc-0.5	Vcc	V	IOH=-4mA
					Vcc = max
Low Level Output Voltage	VOL		0.2	V	IOL=4MA
					Vcc=min ·
Input Leakage Current	III_		10	uA	VVcc=ma
Input Leakage Current with 5K pull-up resistor	I _{II.a}	-100	-500	uA	Vin=0V
Input Leakage Current with 50K pull-up resistor	IILb	-10	-50	uA	Vin=0V
Output Leakage Current	IOL		10	uА	Vcc=max
Static or Powerdown Mode Current	I _{PD}		300	цА	Vcc=max

Absolute Maximum Ratings

		Min	Max	Units	Conditions
Supply Voltage	Vcc	-0.3	7.0	V	
Storage Temperature	TS	-65	+125	С	
Ambient Operating Temperature	Та	-45	+85	С	

07/19/94


82C929 Multimedia Audio Controller



Register/CD/FM/Mixer/Sound Port IO Read Cycle

07/19/94

📰 9004196 0001487 68T 📟




DMA Write/Playback Cycle

07/19/94

16

■ 9004196 0001488 516 **■**

82C929
Multimedia Audio Controller




DMA Read/Capture Cycle

07/19/94

9004196 0001489 452


82C929
Multimedia Audio Controller



RESET and CLK Timing

82C929 Multimedia Audio Controller

100-Pin Plastic Quad Flat Pak Pinout




07/19/94

- 9004196 0001491 000

82C929 Multimedia Audio Controller

Package Dimensions

100 PIN PLASTIC QFP (14×20)



07/19/94