

# **AD156A Datasheet**

**Zhuhai Jieli Technology Co.,LTD**

**Version: V1.0**

**Date: 2021.03.03**

**Copyright © Zhuhai Jieli Technology Co.,LTD. All rights reserved.**

---

# AD156A Features

## CPU Core

- 32-bit CPU, Built-in ICACH, can be connected to Flash for expansion of code
- The main frequency is up to 120MHz

## Memory

- Built-in 28Kbytes of SRAM
- 8Kbytes 2-Way Icache

## Clock Source

- RC Clock frequency about 16MHz
- LRC( low power RC) clock frequency about 200KHz

## Digital I/O

- Up to 28 programmable digital I/O pins
- General the IO supports pull-up(10k), pull-down(60k), strong, weak output, input and high impedance
- Up to 12 external interrupt/wake-up source(low power available, can be multiplexed to any I/O, with hardware filter)
- Input channel and Output channel, provide arbitrary IO input and output options for some modules

## Digital peripherals

- Two UART Controllers(UART0/1) supports DMA and Flow Control

- Two SPI Controllers with DMA(SPI0/1) support master mode and slave mode, SPI0 support 4bit, SPI1 support 2bit
- Built-in Flash for code
- One SD host controller
- Three 32-bit Asynchronous Divider Timers
- One IIC Controller
- Four channel PWM output
- Infrared remote control decoder
- Watchdog
- 64-bit EFUSE

## Analog Peripherals

- 0.5 watt Class-D audio amplifier output
- 14 channel 10-bit high precision ADC
- Low voltage protection
- Power on reset

## Operating Conditions

- Working voltage  
VBAT: 2.0v - 5.5v  
VDDIO: 2.0v - 3.4v
- Operating Temperature: -40°C to +85°C

## Package

- QFN32(4mm\*4mm)

## Application

- Sound Toy
- Audio player

# 1、Pin Definition

## 1.1 Pin Assignment




Figure 1-1 AD156A\_QFN32 Package Diagram

## 1.2 Pin Description

Table 1-1 AD156A\_QFN32 Pin Description

| PIN NO. | Name  | Type | Drive (mA) | Function                                 | Description                                                                                                                                        |
|---------|-------|------|------------|------------------------------------------|----------------------------------------------------------------------------------------------------------------------------------------------------|
| 1       | PA1   | I/O  | 8/64       | GPIO                                     | ADC1:ADC Input Channel 1;<br>SPI0CLKB:SPI0 Clock(B);<br>SD0CLKA:SD0 Clock(A);<br>UART0RXB:Uart0 Data In(B);<br>I2C_SCL(B);<br>CAP2:Timer2 Capture; |
| 2       | PA0   | I/O  | 8/64       | GPIO (pull up)                           | Long Press Reset;<br>ADC0:ADC Input Channel 0;<br>UART0TXB:Uart0 Data Out(B);                                                                      |
| 3       | VDDIO | P    | /          |                                          | Digital Power;<br>(Internal linear regulator output)                                                                                               |
| 4       | VBAT  | P    | /          |                                          | Battery Power Supply;                                                                                                                              |
| 5       | DACP  | O    | /          |                                          | Class-D APA Positive Output;                                                                                                                       |
| 6       | DACN  | O    | /          |                                          | Class-D APA Negative Output;                                                                                                                       |
| 7       | PB11  | I/O  | 8          | GPIO (High Voltage Resistance)           | OSCIB:Crystal Oscillator Input(B);                                                                                                                 |
| 8       | PB10  | I/O  | 8          | GPIO (pull up) (High Voltage Resistance) | MCLR(0 effective);                                                                                                                                 |
| 9       | PB9   | I/O  | 8          | GPIO (High Voltage Resistance)           | SPI1DOD:SPI1 Data Out(D);<br>UART1TRXB:Uart1 Data In/Out(B);<br>I2C_SDA(D);<br>CAP1:Timer1 Capture;                                                |
| 10      | PB8   | I/O  | 8          | GPIO (High Voltage Resistance)           | SPI1CLKD:SPI1 Clock(D);<br>I2C_SCL(D);<br>OSCIA:Crystal Oscillator Input(A);                                                                       |
| 11      | PB7   | I/O  | 8/64       | GPIO                                     | SPI1DID:SPI1 Data In(D);                                                                                                                           |
| 12      | PB6   | I/O  | 8/64       | GPIO                                     | SD0DATC:SD0 Data(C);                                                                                                                               |
| 13      | PB5   | I/O  | 8/64       | GPIO                                     | ADC13:ADC Input Channel 13;<br>SD0CMDC:SD0 Command(C);                                                                                             |
| 14      | PB4   | I/O  | 8/64       | GPIO                                     | ADC12:ADC Input Channel 12;<br>SD0CLKC:SD0 Clock(C);                                                                                               |
| 15      | PB3   | I/O  | 8/64       | GPIO                                     | TDM_MCLK;                                                                                                                                          |

### Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

|    |      |     |      |                     |                                                                                                                                                             |
|----|------|-----|------|---------------------|-------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 16 | PB2  | I/O | 8/64 | GPIO                | SPI1DIA:SPI1 Data In(A);<br>SD0DATB:SD0 Data(B);<br>TDM_DAT;                                                                                                |
| 17 | PB1  | I/O | 8/64 | GPIO<br>(pull down) | ADC11:ADC Input Channel 11;<br>SPI1DOA:SPI1 Data Out(A);<br>SD0CMDB:SD0 Command(B);<br>I2C_SDA(A);<br>TDM_SYN;                                              |
| 18 | PB0  | I/O | 8/64 | GPIO<br>(pull down) | ADC10:ADC Input Channel 10;<br>SPI1CLKA:SPI1 Clock(A);<br>SD0CLKB:SD0 Clock(B);<br>I2C_SCL(A);<br>TDM_CLK;                                                  |
| 19 | PA15 | I/O | 8/64 | GPIO                | ADC9:ADC Input Channel 9;<br>SPI1DOB:SPI1 Data Out(B);<br>MCAP3:Motor Timer3 Capture;                                                                       |
| 20 | PA14 | I/O | 8/64 | GPIO                | ADC8:ADC Input Channel 8;<br>SPI1CLKB:SPI1 Clock(B);<br>CAP0:Timer0 Capture;<br>MCAP2:Motor Timer2 Capture;                                                 |
| 21 | PA13 | I/O | 8/64 | GPIO                | SPI1DIB:SPI1 Data In(B);<br>TMR1:Timer1 Clock In;<br>MCAP1:Motor Timer1 Capture;                                                                            |
| 22 | PA12 | I/O | 8/64 | GPIO                | PWM3:PWM Channel3 Output;                                                                                                                                   |
| 23 | PA11 | I/O | 8/64 | GPIO                | TMR0:Timer0 Clock In;<br>PWM2:PWM Channel2 Output;                                                                                                          |
| 24 | PA10 | I/O | 8/64 | GPIO                |                                                                                                                                                             |
| 25 | PA9  | I/O | 8/64 | GPIO                |                                                                                                                                                             |
| 26 | PA8  | I/O | 8/64 | GPIO                | SPI1DIC:SPI1 Data In(C);<br>SD0DATD:SD0 Data(D);                                                                                                            |
| 27 | PA7  | I/O | 8/64 | GPIO                | ADC7:ADC Input Channel 7;<br>SPI1DOC:SPI1 Data Out(C);<br>SD0CMDD:SD0 Command(D);<br>UART0RXA:Uart0 Data In(A);<br>I2C_SDA(C);<br>PWM1:PWM Channel1 Output; |

**Confidential**

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

|     |     |     |      |      |                                                                                                                                                                                   |
|-----|-----|-----|------|------|-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|
| 28  | PA6 | I/O | 8/64 | GPIO | ADC6:ADC Input Channel 6;<br>SPI1CLKC:SPI1 Clock(C);<br>SD0CLKD:SD0 Clock(D);<br>UART0TXA:Uart0 Data Out(A);<br>I2C_SCL(C);<br>TMR2:Timer2 Clock In;<br>PWM0:PWM Channel0 Output; |
| 29  | PA5 | I/O | 8/64 | GPIO | ADC5:ADC Input Channel 5;<br>SPI0DAT3:SPI0 Data 3<br>UART1RXA:Uart1 Data In(A);                                                                                                   |
| 30  | PA4 | I/O | 8/64 | GPIO | ADC4:ADC Input Channel 4;<br>SPI0DAT2:SPI0 Data 2;<br>UART1TXA:Uart1 Data Out(A);<br>LVD:Low Voltage Detect;                                                                      |
| 31  | PA3 | I/O | 8/64 | GPIO | ADC3:ADC Input Channel 3;<br>SPI0DIB(1):SPI0 Data1 In(B);<br>SD0DATA:SD0 Data(A);<br>CLKOUT;<br>PWM2L;<br>MCAP0:Motor Timer0 Capture;                                             |
| 32  | PA2 | I/O | 8/64 | GPIO | ADC2:ADC Input Channel 2;<br>SPI0DOB(0):SPI0 Data0 Out(B);<br>SD0CMDA:SD0 Command(A);<br>I2C_SDA(B);<br>PWM2H;                                                                    |
| PAD | VSS | G   |      |      | Ground;                                                                                                                                                                           |

**Confidential**

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.

## 2、Electrical Characteristics

### 2.1 Absolute Maximum Ratings

Table 2-1

| Symbol               | Parameter             | Min  | Max  | Unit |
|----------------------|-----------------------|------|------|------|
| Tamb                 | Ambient Temperature   | -40  | +85  | °C   |
| Tstg                 | Storage temperature   | -65  | +150 | °C   |
| VBAT                 | Supply Voltage        | -0.3 | 5.5  | V    |
| V <sub>VDDIO33</sub> | 3.3V IO Input Voltage | -0.3 | 3.6  | V    |

Note : The chip can be damaged by any stress in excess of the absolute maximum ratings listed below

### 2.2 PMU Characteristics

Table 2-2

| Symbol             | Parameter       | Min | Typ | Max | Unit | Test Conditions            |
|--------------------|-----------------|-----|-----|-----|------|----------------------------|
| VBAT               | Voltage Input   | 2.0 | 3.7 | 5.5 | V    | —                          |
| V <sub>VDDIO</sub> | Voltage output  | 2.0 | 3.0 | 3.4 | V    | VBAT = 3.7V, 100mA loading |
| I <sub>VDDIO</sub> | Loading current | —   | —   | 100 | mA   | VBAT=3.7V                  |

### 2.3 IO Input/Output Electrical Logical Characteristics

Table 2-4

| IO input characteristics  |                           |                         |     |                         |      |                           |
|---------------------------|---------------------------|-------------------------|-----|-------------------------|------|---------------------------|
| Symbol                    | Parameter                 | Min                     | Typ | Max                     | Unit | Test Conditions           |
| V <sub>IL</sub>           | Low-Level Input Voltage   | -0.3                    | —   | 0.3* V <sub>VDDIO</sub> | V    | V <sub>VDDIO</sub> = 3.3V |
| V <sub>IH</sub>           | High-Level Input Voltage  | 0.7* V <sub>VDDIO</sub> | —   | V <sub>VDDIO</sub> +0.3 | V    | V <sub>VDDIO</sub> = 3.3V |
| IO output characteristics |                           |                         |     |                         |      |                           |
| V <sub>OL</sub>           | Low-Level Output Voltage  | —                       | —   | 0.33                    | V    | V <sub>VDDIO</sub> = 3.3V |
| V <sub>OH</sub>           | High-Level Output Voltage | 2.7                     | —   | —                       | V    | V <sub>VDDIO</sub> = 3.3V |

## 2.4 Internal Resistor Characteristics

Table 2-5

| Port                | General Output | High Drive | Internal Pull-Up Resistor | Internal Pull-Down Resistor | Comment                                                                                                                      |
|---------------------|----------------|------------|---------------------------|-----------------------------|------------------------------------------------------------------------------------------------------------------------------|
| PA0~PA15<br>PB0~PB7 | 8mA            | 64mA       | 10K                       | 60K                         | 1、PA0&PB10 default pull up<br>2、PB0 & PB1 default pull down<br>3、internal pull-up/pull-down resistance   accuracy $\pm 20\%$ |
| PB8~PB11            | 8mA            | —          | 10K                       | 60K                         |                                                                                                                              |



## 3、 Package Information

### 3.1 QFN32




Figure 3-1. AD156A\_QFN32 Package

## 4、 Revision History

| Date       | Revision | Description     |
|------------|----------|-----------------|
| 2021.03.03 | V1.0     | Initial Release |
|            |          |                 |
|            |          |                 |

### Confidential

The information contained herein is the exclusive property of JIELI and shall not be distributed, reproduced, or disclosed in whole or in part without prior written permission of JIELI.