main.asm

```
1 .INCLUDEPATH "/usr/share/avra" ; set the inlude path to the correct
      place
2 ;.DEVICE ATmega16
3 .NOLIST
4 .INCLUDE "m16def.inc"
5 .LIST
6
7 .def MUL_LOW=R0
8 .def MUL_HIGH=R1
9 .def ZERO=R2
10 \cdot def step=R3
  .def dstep=R4
11
12 .def slow=R5
13 .def retReg=R6
14 .def tmp1=R16
15 .def tmp2=R17
16 \cdot def tmp3=R18
17 .def arg1=R19
18 \cdot def arg2=R20
19 .def tasknum=R21
20 .def stepCount=R22
21
22 .CSEG
                                        ; start the code segment
23 .org 0x000
                                        ; locate code at address $000
     RJMP START
                                        ; Jump to the START Label
24
25
  .org INT0addr
26
     JMP
           INT0_ISR
27
  .org INT1addr
28
     JMP
           INT1_ISR
29
   .org URXCaddr
30
     JMP
            urxc_isr
31
  .org UTXCaddr
32
     JMP
            utxc_isr
33
   .org OC0addr
34
           t0_OC_ISR
     JMP
35
  .org OVF2addr
36
           t2_OV_ISR
     JMP
37
   .org ADCCaddr
           ADC_ISR
38
     JMP
39
   .org OC1Aaddr
40
     JMP
           t1_OCA_ISR
41
   .org OVF1addr
42
     JMP
           t1_OV_ISR
43
```

```
.org $02A
                                                    ; locate code past the
44
      interupt vectors
45
46 START:
           tmp1, LOW(RAMEND)
     LDI
47
           SPL, tmp1
48
     OUT
           tmp1, HIGH(RAMEND)
     LDI
                                       ; initialise the stack pointer
49
50
     OUT
           SPH, tmp1
51
                                       ; make zero register, well zero
52
     EOR
           zero, zero
53
54
     ; set task num to zero
           tasknum, 0x00
55
     LDI
     LDI
           XH, HIGH(TASK_NUM_RAM)
56
           XL, LOW(TASK_NUM_RAM)
57
     LDI
           X, tasknum
58
     ST
                                       ; make the task number buffer zero
59
     ; initialize the microcontroller
60
     CALL init_LCD
61
     CALL init_EEP
62
     CALL init_UART
63
64
     CALL init_stepper
65
     CALL init_IO
66
     CALL
           send_menu
67
     CALL
           init_watchdog
     SEI
68
69
70 MAIN LOOP:
71
     NOP
72
     NOP
73
     NOP
74
    WDR
75
     RJMP MAIN_LOOP
76
77 .include "IO.asm"
78 .include "LCD.asm"
79 .include "UART.asm"
80 .include "EEP.asm"
81 .include "stepperMotor.asm"
82 .include "taskHandler.asm"
83 .include "ADC.asm"
84 .include "watchdog.asm"
```

taskHandler.asm

```
1 ; found this at
2 ; https://www.avrfreaks.net/forum/how-do-you-make-jump-table-avr-
assembly
3 .DSEG
```

```
TASK_NUM_RAM: .BYTE 2 ;
5
6
   .MACRO jumpto
            XH, HIGH(@0)
7
     LDI
                           ; NB Can't use Z register for IJMP
            XL, LOW(@0)
8
     LDI
9
     MOV
            tmp1, @1
            tmp1
     LSL
10
     ADD
            XL, tmp1
11
            XH, ZERO
12
     ADC
     PUSH
13
            XL
     PUSH XH
14
15
     RET
16 .ENDMACRO
17
18 .CSEG
19
   do_task:
            clear_line
20
     CALL
21
     jumpto taskTable, tasknum
   taskTable:
22
23
     RCALL task0
24
     RET
25
     RCALL task1
26
     RET
27
     RCALL task2
28
     RET
29
     RCALL task3
30
     RET
     RCALL task4
31
32
     RET
33
     RCALL task5
34
     RET
35
     RCALL
             task6
36
     RET
37
     RCALL
             task7
     RET
38
39
     RCALL
             task8
40
     RET
41
     RCALL
             task9
42
            RET
43
     RCALL
             task10
44
            RET
45
     RCALL
             task11
46
     RET
47
   task0:
48
49
     CALL
            send_menu
     RET
50
   task1:
51
52
     LDI
            tmp1, 1
53
     MOV
            dstep, tmp1
```

```
; set number of steps
54
      LDI
             arg1, 10
      LDI
             arg2, 100
55
      RJMP
56
             do_motor_task
    task2:
57
      LDI
58
             tmp1, -1
59
     MOV
             dstep, tmp1
60
      LDI
             arg1, 10
                                          ; set number of steps
61
      LDI
             arg2, 100
62
      RJMP
             do_motor_task
    task3:
63
      LDI
64
             tmp1, 2
65
     MOV
             dstep, tmp1
             arg1, 80
66
      LDI
                                          ; set number of steps
      LDI
             arg2, 25
67
68
      RJMP
             do_motor_task
69
    task4:
70
      LDI
             tmp1, -2
             dstep, tmp1
71
     MOV
72
             arg1, 80
      LDI
                                          ; set number of steps
73
      LDI
             arg2, 25
      RJMP
74
             do_motor_task
75
    task5:
76
      LDI
             tasknum, 0x00
77
      CALL
             stepper_disable
78
      RET
79
    task6:
80
      LDI
             tasknum, 0x00
81
      CALL
             stepper_enable
82
      RET
83
    task7:
84
      LDI
             tasknum, 0x00
             convert_voltage
85
      CALL
      RET
86
    task8:
87
      LDI
             tasknum, 0x00
88
89
      CALL
             adc_disable
90
      CALL
             clear_lights
91
      RET
92
    task9:
93
      LDI
             tasknum, 0x00
             XH, HIGH(RAMMESSAGE3)
94
      LDI
95
      LDI
             XL, LOW(RAMMESSAGE3)
96
      CALL
             message_to_LCD
97
      RET
    task10:
98
99
      LDI
             tasknum, 0x00
             clear LCD
100
      CALL
      RET
101
102
    task11:
103
      NOP
```

```
104
      NOP
      RJMP
105
            task11
      RET
106
107
108
    do_motor_task:
109
      CALL
            stepper_is_enabled
      SBRS
            retReg, 0
110
111
      RET
112
      CBI
            UCSRB, RXEN
113
      CALL
            clear_terminal
            enable_buttons
114
      CALL
115
      CALL
            step_motor
116
      RET
117
118
119
    adc_done:
120
     MOV
            arg1, retReg
            output_lights
121
      CALL
122
      RET
123
124
    stepper_done:
125
      LDI
            tasknum, 0x00
126
      SBI
            UCSRB, RXEN
                                        ; Re-enable receiving
127
      RCALL do task
            disable buttons
128
      CALL
129
      RET
130
131
    stepper_off_handle:
132
      LDI
            tasknum, 0x00
133
      SBI
            UCSRB, RXEN
                                        ; Re-enable receiving
            clear_line
134
      CALL
      RET
135
136
                         .db 0x0C, "Project Tasks: ",0x0d,0x0a
137 menu_text:
                             "----,0x0d,0x0a
138 menu_text1:
                         .db
139 menu_text2:
                             "1) Rotate clockwise for 5 seconds ",0x0d,0x0a
                         .db
                         .db "2) Rotate anti-clockwise for 5 seconds",0x0d,0
140 menu_text3:
       x0a
                             "3) Rotate clockwise for 10 seconds",0x0d,0x0a
141 menu text4:
                         .db
142 menu_text5:
                         .db
                             "4) Rotate anti-clockwise for 10 seconds ",0x0d
       ,0 x0a
143 menu_text6:
                         .db "5) Disable stepper",0x0d,0x0a
144 menu_text7:
                         .db
                             "6) Enable stepper ",0x0d,0x0a
                         .db "7) Start ADC PWM task ",0x0d,0x0a
145 menu_text8:
                         .db "8) Stop ADC PWM task",0x0d,0x0a
146 menu_text9:
                             "9) Print 3rd stored message to LCD",0x0d,0x0a
147 menu_text10:
                         .db
                         .db "10) Clear LCD ",0x0d,0x0a
148 menu text11:
                             "11) Reset Microcontroller ",0x0d,0x0a,0x00,0
149 menu_text12:
       x00
150 blankterminal:
                         .db 0x0C,0x00
```

151 blankline: .db 0x0D," ", 0x0D,0x00,0x00

IO.asm

```
1 .DSEG
2 lightValue: .BYTE 1
3
4 .CSEG
5
   init_IO:
6
           tmp1, DDRD
     IN
7
     ANDI tmp1, 0xF0
           DDRD, tmp1
8
     OUT
                                       ; set up the d pins data directions
9
     LDI
           tmp1, 0x7E
           DDRA, tmp1
10
     OUT
                                       ; set up the d pins data directions
11
     IN
           tmp1, PORTD
12
     ANDI tmp1, 0xF0
           tmp1, 0x0C
13
     ORI
14
     OUT
           PORTD, tmp1
                                       ; enable pull ups for buttons
15
     LDI
           tmp1, 0x0A
16
     OUT
           MCUCR, tmp1
                                       ; falling edge triggered.
           tmp1, TIMSK
                                       ; timer 1 for PWM
17
     IN
18
     ANDI
           tmp1, 0xC3
19
           tmp1, 0x14
                                       ; enable overflow and OCA interupts
     ORI
        for timer 1
20
     OUT
           TIMSK, tmp1
21
     RET
22
23
   enable_buttons:
24
     LDI
           tmp1, 0xC0
                                       ; 0b11000000
25
     OUT
           GICR, tmp1
                                       ; into and int1 enabled
           GIFR, tmp1
                                       ; clear into flag and in 1 flags
26
     OUT
27
     RET
28
29
   disable_buttons:
                                       ; into and int1 disabled
30
           GICR, zero
     OUT
31
     RET
32
   output_lights:
33
34
     OUT
           TCCR1A, zero
           tmp1, 0x01
35
     LDI
                                       ; prescalar of 1, 8 makes the timer
        too slow
           TCCR1B, tmp1
36
     OUT
37
     LDI
           tmp2, 0x3F
     MUL
38
           tmp2, arg1
39
     ADD
           MUL_LOW, tmp2
40
     ADC
           MUL_HIGH, zero
     OUT
41
           OCR1AH, MUL_HIGH
           OCR1AL, MULLOW
42
     OUT
           XH, HIGH(lightValue)
43
     LDI
```

```
44
     LDI
           XL, LOW(lightValue)
45
     LSR
            arg1
           arg1, 0x7E
46
     ANDI
47
     ST
           X, arg1
     RET
48
49
50
   clear_lights:
           TCCR1A, zero
51
     OUT
52
     OUT
           TCCR1B, zero
           tmp1, PORTA
53
     IN
54
     ANDI
           tmp1, 0x81
55
     OUT
           PORTA, tmp1
     RET
56
57
58
   int0_ISR:
59
     CALL
           pause_stepper
           GICR, ZERO
     OUT
60
                                        ; disable external interrupts
           tmp1, TIMSK
61
     IN
                                          ; mask off TIMSK
     ANDI tmp1, 0x2F
62
63
                                          ; enable overflow interupts
     ORI
           tmp1, 0x40
           TIMSK, tmp1
64
     OUT
65
     LDI
           tmp1, 0x05
66
     OUT
           TCCR2, tmp1
                                        ; start timer2 with prescaler set to
        /1024
     RETI
67
68
69
   int1_ISR:
70
     CALL
            start_stepper
71
     OUT
           GICR, ZERO
                                          ; disable external interrupts
72
     IN
           tmp1, TIMSK
     ANDI tmp1, 0x2F
73
                                          ; mask off TIMSK
74
                                          ; enable overflow interupts
     ORI
           tmp1, 0x40
           TIMSK, tmp1
75
     OUT
76
     LDI
           tmp1, 0x05
     OUT
           TCCR2, tmp1
                                        ; start timer2 with prescaler set to
77
        /1024
78
     RETI
79
   t2_OV_ISR:
80
81
     OUT
           TCCR2, zero
                                        ; stop counter
82
     OUT
           TCNT2, zero
                                        ; zero counter
     RCALL enable_buttons
83
84
     RETI
85
   t1_OCA_ISR:
86
           tmp1, PORTA
87
     IN
     ANDI tmp1, 0x81
88
           PORTA, tmp1
89
     OUT
90
     RETI
91
```

```
t1_OV_ISR:
92
93
      LDI
            XH, HIGH(lightValue)
94
      LDI
            XL, LOW(lightValue)
95
      LD
            tmp1, X
            tmp2, PORTA
96
      IN
97
            tmp2, 0x81
      ANDI
            tmp1, tmp2
98
      OR
99
      OUT
            PORTA, tmp1
100
      RETI
```

stepperMotor.asm

```
This file is responsible for handling the stepper motor
1
   ; J L Gouws 19G4436
3
4
  .DSEG
5
6 RAM_STEPS: .BYTE
7
8
  .CSEG
9 init_stepper:
10
     IN
            tmp1, DDRD
11
     ANDI
           tmp1, 0x0F
                                        ; lower bits of the DDRD
            tmp2, 0xF0
12
     LDI
13
     OR
            tmp1, tmp2
                                        ; set D4-D7 to output
     OUT
           DDRD, tmp1
14
15
     IN
            tmp1, PORTD
16
     ANDI tmp1, 0x0F
                                        ; lower bits of the PORTD
            tmp1, 0x10
17
     ORI
                                        ; lock motor on first driver
18
     OUT
            PORTD, tmp1
            step, step
19
     EOR
                                        ; set step to 0
20
     LDI
           ZH, HIGH(2 * STEP_TABLE)
     LDI
21
            ZL, LOW(2 * STEP_TABLE)
22
            read_steps_to_RAM
     CALL
23
     RCALL init_timer0
     RET
24
25
26 init_timer0:
27
            tmp1, TIMSK
     IN
28
     ANDI
            tmp1, 0xFC
                                        ; mask off TIMSK
29
            tmp1, 0x02
     ORI
            TIMSK, tmp1
30
     OUT
31
     LDI
            tmp1, 156
                                        ; output compare 0.125 \times 10^{-6} \times
        256 \times 156 = 4.992ms
            OCR0, tmp1
32
     OUT
            tmp1, 0x00
33
     LDI
                                        ; reset timer0s counter
34
     OUT
            TCNT0, tmp1
35
     RET
36
```

```
37
  step_motor:
            slow, ZERO
38
     MOV
39
     MOV
            stepCount, ZERO
40
     RCALL start_stepper
     RET
41
42
43
   read_steps_to_RAM:
44
           XH, HIGH(RAM_STEPS)
     LDI
45
     LDI
            XL, LOW(RAM_STEPS)
  readPGM:
46
47
     LPM
            tmp1, Z+
     ST
            X+, tmp1
48
49
     CPI
            tmp1, 0x00
           readPGM
     BRNE
50
51
     RET
52
53
   ; makes the motor make one step
  NEXTSTEP:
54
     ADD
55
            step, dstep
                                          ; get to the next step
            tmp1, 0x07
     LDI
56
            step, tmp1
57
     AND
58
     INC
            stepCount
                                          ; get to the next step
59
     LDI
           XH, HIGH(RAM_STEPS)
60
     LDI
            XL, LOW(RAM_STEPS)
     ADD
61
            XL, step
           XH, zero
62
     ADC
63
     LD
            tmp2, X
            tmp1, PORTD
64
     IN
     ANDI tmp1, 0x0F
                                          ; tmp1 now contains the masked off
65
        values
66
                                          ; of portD
67
     OR
            tmp1, tmp2
           PORTD, tmp1
     OUT
68
     RET
69
70
   t0_OC_ISR:
71
72
     OUT
            TCCR0, zero
                                          ; stop timer 0
73
     INC
            slow
     CP
74
            slow, arg2
75
     BRNE
            contSteps
76
     MOV
            slow, zero
77
     RCALL nextstep
78
     CP
            stepCount, arg1
79
     BRNE
            contSteps
80
     LDI
            stepCount, 0x00;
81
     MOV
            slow, zero
82
     CALL
            stepper_done
     RETI
                                          ; this is done
83
   contSteps:
84
85
     RCALL start_stepper
```

```
86
      RETI
87
88
    stepper_disable:
89
            tmp1, TIMSK
      IN
      ANDI tmp1, 0xFC
90
                                           ; mask off TIMSK
91
            TIMSK, tmp1
      OUT
92
            tmp1, PORTD
      IN
93
      ANDI tmp1, 0x0F
                                           ; tmp1 now contains the masked off
         values
94
                                             of portD
95
      OUT
            PORTD, tmp1
                                             the lower bits of PORTD are now
         off
96
      RET
97
98
    stepper_is_enabled:
99
      IN
            tmp1, TIMSK
100
      ANDI
            tmp1, 0x03
                                         ; mask off TIMSK
101
     MOV
             retReg, tmp1
            tmp1, 0x01
102
      ANDI
                                         ; mask off TIMSK
      LSR
             retReg
103
             retReg, tmp1
104
      OR
105
      RET
106
107
    stepper_enable:
108
      RCALL init timer0
            XH, HIGH(RAM_STEPS)
109
      LDI
            XL, LOW(RAM_STEPS)
110
      LDI
111
      ADD
            XL, step
112
      ADC
            XH, zero
113
      LD
            tmp2, X
      IN
            tmp1, PORTD
114
115
            tmp1, 0x0F
      ANDI
            tmp1, tmp2
116
      OR
            PORTD, tmp1
117
      OUT
      RET
118
119
120
    pause_stepper:
                                           ; stop timer 0
121
      OUT
            TCCR0, zero
122
      RET
123
124
    start_stepper:
125
      OUT
            TCNT0, zero
126
      LDI
            tmp1, 0x04
                                           ; 0b00000100 | clock prescalar 256
127
      OUT
            TCCR0, tmp1
                                           ; stop timer 0
128
      RET
129
130 STEP_TABLE:
                       .db 0x10, 0x30, 0x20, 0x60, 0x40, 0xC0, 0x80, 0x90, 0
       x00, 0x00
```

UART.asm

```
File for handling UART and related things
1
   ;
2
3
   init_UART:
4
     ; set baud rate (9600,8,n,2)
                  tmp1, 51
5
            LDI
6
                  tmp2, 0x00
            LDI
7
                  UBRRH, tmp2
           OUT
8
           OUT
                       UBRRL, tmp1
9
     ; set rx and tx enable
                  UCSRB, RXEN
10
            SBI
                  UCSRB, TXEN
11
            SBI
12
     ; enable uart interrupts, both transmit and receive
            SBI
                  UCSRB, RXCIE
13
                  UCSRB, TXCIE
            SBI
14
15
            RET
16
17
   send_menu:
           ZH, HIGH(2 * menu_text)
     LDI
18
     LDI
            ZL, LOW(2 * menu_text)
19
20
     LPM
            tmp1, Z+
            UDR, tmp1
21
     OUT
22
     RET
23
24
   clear_terminal:
25
            ZH, HIGH(2 * blankterminal)
     LDI
            ZL, LOW(2 * blankterminal)
26
     LDI
27
     LPM
            tmp1, Z+
            UDR, tmp1
28
     OUT
29
     RET
30
31
   clear_line:
32
           ZH, HIGH(2 * blankline)
     LDI
            ZL, LOW(2 * blankline)
33
     LDI
34
     LPM
            tmp1, Z+
            UDR, tmp1
35
     OUT
36
     RET
37
38
   wait_transmit:
39
            UCSRA, TXC
                                        ; wait for bit data to be sent
     SBIS
40
     RJMP
            wait_transmit
            UCSRA, TXC
41
     SBI
     RET
42
43
44 URXC_ISR: ; on receive
            XH, HIGH(TASK_NUM_RAM)
45
     LDI
46
     LDI
            XL, LOW(TASK_NUM_RAM)
            tmp1, UDR
     IN
47
            tmp1, '.'
     CPI
48
49
     BREQ
            set_task
50
     OUT
            UDR, tmp1
                                        ; echo to terminal
```

```
51
     RCALL wait_transmit
52
            tmp3, X
                                        ; get current stored number
     LD
            tmp2, 10
53
     LDI
54
     MUL
            tmp3, tmp2
                                        ; multiply tmp3 by tmp2
     CP
55
            MUL_HIGH, zero
56
     BRNE
            reset task
57
     MOV
            tmp3, MUL_LOW
58
     SUBI
            tmp1, '0'
59
     BRMI
            reset_task
60
     ADD
            tmp3, tmp1
     ST
61
            X, tmp3
62
     RETI
63
   set task:
            tasknum, X
64
     LD
65
     CPI
            tasknum, 0x00
66
     BRLT
            reset_task
67
     CPI
            tasknum, 0x0C
     BRGE
            reset_task
68
69
     RJMP
            do_set_task
70
   reset_task:
     LDI
            tasknum, 0x0
71
72
   do_set_task:
73
     ST
            X, zero
                                        ; clear the input register.
74
     CALL
            do_task
     RETI
75
76
77
78
  UTXC_ISR: ; continue transmitting
79
     LPM
            tmp1, Z+
80
     CPI
            tmp1, 0x00
81
     BREQ
            donetx
82
     OUT
            udr, tmp1
83
   donetx:
     RETI
84
85
86 sendfromram:
87
     LD tmp1, x+
88
     CPI tmp1, 0x00
89
     BREQ txcexit
90
     OUT UDR, tmp1
91
   txcexit:
     RETI
92
```

EEP.asm

```
4 .DSEG
5 RAMMESSAGE1: .BYTE 20
6 RAMMESSAGE2: .BYTE 20
7 RAMMESSAGE3: .BYTE 20
8
9 .CSEG
10 ; Reads the EEPROM messages into RAM
  init_EEP:
11
12
     LDI
           XH, HIGH(RAMMESSAGE1)
           XL, LOW(RAMMESSAGE1)
13
     LDI
           YH, HIGH(EEMSG)
14
     LDI
15
           YL, LOW(EEMSG)
     LDI
     CALL read EEP
16
     LDI
           XH, HIGH(RAMMESSAGE2)
17
18
     LDI
           XL, LOW(RAMMESSAGE2)
19
     CALL read_EEP
20
     LDI
           XH, HIGH(RAMMESSAGE3)
21
           XL, LOW(RAMMESSAGE3)
     LDI
     CALL read_EEP
22
23
     RET
24
  ; Reads an individual message into RAM, stops on null byte
26
   ; Y -- Location of first byte in EEPROM to read
  ; X -- Location to store byte in RAM
27
   read EEP:
28
     OUT
           EEARH, YH
29
     OUT
30
           EEARL, YL
           EECR, EERE ; read from EEPROM
31
     SBI
32
     IN
           tmp1, EEDR
33
     ST
           X+, tmp1
34
     ADIW
           YL, 1
     CPI
35
           tmp1, 0x00
           read_EEP
36
     BRNE
37
     RET
```

ADC.asm

```
convert_voltage:
1
2
     LDI
           tmp1, 0b01100000
                                       ; AVCC selected as reference
           ADMUX, tmp1
3
     OUT
                                       ; ADLAR set so most significant 8
        bits are in ADCH
           tmp1, 0b11001111
                                       ; ADC enabled conversion started no
     LDI
4
        auto trigger
                                       ; 128 prescaler interrupt enabled
5
6
           ADCSRA, tmp1
     OUT
7
     RET
8
9
   adc disable:
10
     LDI
         tmp1, 0x00
                                       ; AVCC selected as reference
```

```
OUT
                                        ; ADLAR set so most significant 8
11
           ADMUX, tmp1
        bits are in ADCH
                                        ; ADC enabled conversion started no
12
     LDI
           tmp1, 0x00
        auto trigger
                                        ; 128 prescaler interrupt enabled
13
14
     OUT
           ADCSRA, tmp1
15
   ADC_ISR:
16
17
     IN
           retReg, ADCH
           adc_done
18
     CALL
     RETI
19
```

LCD.asm

```
1
                          LCD file
  .MACRO LCD_WRITE
3
    CBI PORTB, 1
4 ENDMACRO
  .MACRO LCD_READ
6
    SBI PORTB, 1
7
  ENDMACRO
  .MACRO LCD_E_HI
9
    SBI PORTB, 0
10 ENDMACRO
11 .MACRO LCD_E_LO
12
    CBI PORTB, 0
13 ENDMACRO
14 .MACRO LCD_RS_HI
    SBI PORTB, 2
15
16 ENDMACRO
17 .MACRO LCD_RS_LO
18
    CBI PORTB, 2
19 ENDMACRO
20
  ;This is a one millisecond delay
21
22
   Delay:
23
     PUSH
           r16
24
     LDI
           r16, 11
25
   Delayloop1:
     PUSH
26
27
     LDI
           r16, 239; for an 8MHz xtal
28
   Delayloop2:
29
     DEC
           r16
30
     BRNE
           Delayloop2
31
     POP
           r16
32
     DEC
           r16
33
     BRNE
           Delayloop1
34
     POP
           r16
35
     RET
```

```
; waits 800 clock cycles (0.1ms on 8MHz clock)
36
37 Waittenth:
     PUSH r16
38
39
     LDI
           r16, 255
40
  decloop:
41
     DEC
           r16
42
     NOP
43
    NOP
44
     BRNE
           decloop
45
     POP
           r16
     RET
46
47
48; return when the lcd is not busy
49 Check_busy:
50
     PUSH r16
51
     LDI
           r16, 0b00000000
           DDRC, r16
52
     OUT
                          ; portc lines input
     LCD_RS_LO
                  ;RS lo
53
     LCD_READ
54
                    ; read
55
  Loop_Busy:
     RCALL Delay
56
                   ; wait 1ms
57
     LCD_E_HI
                  ; E hi
58
     RCALL Delay
59
           r16, PINC
                            ; read portc
     IN
60
     LCD E LO
                ; make e low
     SBRC r16, 7; check the busy flag in bit 7
61
62
     RJMP Loop_busy
63
     LCD WRITE
64
     LCD_RS_LO
                    ; rs lo
65
     POP
           r16
     RET
66
67
  ; write char in r16 to LCD
68
  Write_char:
                   ;rcall Check_busy
69
70
     PUSH r17
     RCALL Check_busy
71
72
     LCD_WRITE
73
     LCD_RS_HI
74
           r17
     SER
75
     OUT
           DDRC, r17
                           ; c output
76
     OUT
           PORTC, R16
     LCD_E_HI
77
78
     LCD_E_LO
79
     CLR
         r17
80
         DDRC, r17
     OUT
81
     ; rcall delay
82
     POP
           r17
83
     RET
84 ; write instruction in r16 to LCD
85 Write_instruc:
```

```
86
      PUSH r17
87
      RCALL Check_busy
88
      LCD_WRITE
      LCD_RS_LO
89
90
      SER
            r17
91
            DDRC, r17
      OUT
                              ; c output
            PORTC, R16
      OUT
92
93
      ; rcall delay
94
      LCD_E_HI
95
      LCD_E_LO
96
      CLR
             r17
97
      OUT
            DDRC, r17
98
           ; rcall delay
99
      POP
             r17
100
      RET
101
102
    Init_LCD:
103
104
      PUSH r16
105
      CLR
             r16
            DDRC, r16
      OUT
106
107
      OUT
             PORTC, r16
            DDRB, 2 ; reg sel output
108
      SBI
            DDRB, 0; enable output
109
      SBI
      SBI
             PORTB, 2
110
             PORTB, 0
      SBI
111
112
      SBI
             DDRB, 1; rw output
             r16, 0x38
113
      LDI
114
      RCALL Write_instruc
115
      LDI
             r16, 0x0E; turn lcd on with cursor
      RCALL Write_instruc
116
             r16, 0x06
117
      LDI
118
      RCALL Write_instruc
             r16, 0x01
119
      LDI
      RCALL Write_instruc
120
121
      POP
             r16
122
      RET
123
     message_to_LCD:
124
125
       LDI tmp2, 0x00
126
     one_char:
            tmp2, 16
127
       CPI
128
       BRNE write_one_char
129
       LDI tmp1, 0b11000000
       CALL Write_instruc
130
131
     write_one_char:
             tmp1, X+
132
       LD
133
             tmp1, 0x00
       CPI
134
       BREQ m2ldone
135
       CALL write_char
```

136

```
RJMP one_char
137
138
     m2ldone:
139
      RET
140
    clear_LCD:
141
      CBI
             PORTB, 0
142
             PORTB, 1
143
      CBI
             R16, 0x01
144
      LDI
145
      RCALL write_instruc
      RET
146
```

INC tmp2

watchdog.asm

```
1 init_watchdog:
2 LDI tmp1, 0x0A ; Enable watchdog 65ms time out
3 OUT WDTCR, tmp1
4 RET
```