Interfacing 1 Prac Exam Listing March 31, 2022

main.asm

```
1 .INCLUDEPATH "/usr/share/avra" ; set the inlude path to the correct place
2 ;.DEVICE ATmega16
3 .NOLIST
4 .INCLUDE "m16def.inc"
5 .LIST
6
7 .def MUL_LOW=R0
8 .def MUL_HIGH=R1
9 .def ZERO=R2
10 .def step=R3
11 .def dstep=R4
12 .def slow=R5
13 .def retReg=R6
14 .def tmp1=R16
                       ; my code is a bit brittle somewhere
15 .def tmp2=R17
                       ; it seems like tmp1 and tmp2 have to
16 .def tmp3=R18
                        ; r16 and r17
17 .def arg1=R19
18 .def arg2=R20
19 .def tasknum=R21
20 .def stepCount=R22
21
22 .CSEG
                                      ; start the code segment
                                      ; locate code at address $000
23 .org 0x000
24
                                      ; Jump to the START Label
     RJMP START
25 .org INT0addr
26
    JMP
           INT0_ISR
   .org INT1addr
27
28
    JMP
          INT1_ISR
29 .org URXCaddr
30
    JMP
           urxc_isr
31
   .org UTXCaddr
32
    JMP
          utxc_isr
33
   .org OC0addr
34
     JMP
           t0_OC_ISR
35
  .org OVF2addr
36
    JMP
          t2_OV_ISR
   .org ADCCaddr
37
38
    JMP
           ADC_ISR
39
  .org OC1Aaddr
40
    JMP
           t1_OCA_ISR
41
   .org OVF1addr
          t1_OV_ISR
42
    JMP
43
                                                   ; locate code past the
44 .org $02A
      interupt vectors
```

```
45
46 START:
           tmp1, LOW(RAMEND)
47
     LDI
     OUT
           SPL, tmp1
48
           tmp1, HIGH(RAMEND)
49
     LDI
                                      ; initialise the stack pointer
50
     OUT
           SPH, tmp1
51
52
     EOR
           zero, zero
                                       ; make zero register, well zero
53
54
     ; set task num to zero
     LDI
           tasknum, 0x00
55
           XH, HIGH(TASK_NUM_RAM)
56
     LDI
           XL, LOW(TASK_NUM_RAM)
57
     LDI
     ST
           X, tasknum
                                       ; make the task number buffer zero
58
59
60
     ; initialize the microcontroller
     CALL init_LCD
61
62
     CALL init_EEP
     CALL init_UART
63
64
     CALL init_stepper
     CALL init_IO
65
66
     CALL init_watchdog
67
     SEI
68
     CALL do_task
69 MAIN LOOP:
     NOP
70
71
     NOP
72
     WDR
73
     RJMP MAIN_LOOP
74
75; files to include
76 .include "IO.asm"
77 .include "LCD.asm"
78 .include "UART.asm"
79 .include "EEP.asm"
80 .include "stepperMotor.asm"
81 .include "taskHandler.asm"
82 .include "ADC.asm"
83 .include "watchdog.asm"
```

taskHandler.asm

```
1 ; taskHandler.asm
2 ; This file handles all the tasks at a high level
3 ; J L Gouws
4 ; found this at
5 ; https://www.avrfreaks.net/forum/how-do-you-make-jump-table-avr-assembly
6 .DSEG
7 TASK_NUM_RAM: .BYTE 2 ;
```

```
8
9
  .MACRO jumpto
            XH, HIGH(@0)
                           ; NB Can't use Z register for IJMP
10
     LDI
     LDI
            XL, LOW(@0)
11
            tmp1, @1
     MOV
12
            tmp1
13
     LSL
            XL, tmp1
14
     ADD
     ADC
            XH, ZERO
15
16
     PUSH
            XL
     PUSH XH
17
18
     RET
19 .ENDMACRO
20
  .CSEG
21
22
   do_task:
23
     LDI
            ZH, HIGH(2 * blankline)
            ZL, LOW(2 * blankline)
24
     LDI
25
     CALL send_chars_terminal
     jumpto taskTable, tasknum
26
   taskTable:
                                         ; this is a jimmyied jump table
27
                                         ; that jumps to the correct task
28
29
     RCALL task0
30
     RET
31
     RCALL task1
32
     RET
33
     RCALL task2
34
     RET
     RCALL task3
35
36
     RET
37
     RCALL task4
38
     RET
39
     RCALL task5
40
     RET
     RCALL
41
             task6
42
     RET
43
     RCALL
             task7
44
     RET
45
     RCALL
             task8
46
     RET
47
     RCALL
             task9
48
            RET
49
     RCALL
             task10
50
            RET
     RCALL
             task11
51
52
     RET
53
54
   task0:
55
     LDI
            ZH, HIGH(2 * menu_text)
                                         ; print out menu
            ZL, LOW(2 * menu_text)
56
     LDI
57
     CALL
            send_chars_terminal
```

```
58
      RET
   task1:
59
60
      LDI
            tmp1, 1
     MOV
            dstep, tmp1
61
            arg1, 10
62
      LDI
                                        ; set number of steps
            arg2, 100
                                        ; number of 5ms per step
63
     LDI
64
      RIMP
            do_motor_task
65
    task2:
66
     LDI
            tmp1, -1
     MOV
            dstep, tmp1
67
     LDI
            arg1, 10
68
                                        ; set number of steps
            arg2, 100
69
      LDI
                                        ; number of 5ms per step
70
      RIMP
            do_motor_task
    task3:
71
72
     LDI
            tmp1, 2
            dstep, tmp1
73
     MOV
74
     LDI
            arg1, 80
                                        ; set number of steps
75
      LDI
            arg2, 25
                                        ; number of 5ms per step
76
      RIMP
            do_motor_task
77
   task4:
            tmp1, -2
     LDI
78
79
     MOV
            dstep, tmp1
                                        ; set number of steps
80
      LDI
            arg1, 80
81
      LDI
            arg2, 25
                                        ; number of 5ms per step
82
      RIMP
            do_motor_task
83 task5:
                                        ; set to task 0
84
      LDI
            tasknum, 0x00
            stepper_disable
                                        ; disable the motor
85
      CALL
86
      RET
87 task6:
      LDI
            tasknum, 0x00
                                        ; set to task 0
88
            stepper_enable
                                        ; disable the motor
89
      CALL
      RET
90
   task7:
91
            tasknum, 0x00
92
      LDI
93
      CALL
            convert_voltage
                                        ; start adc conversion
94
      RET
95 task8:
            tasknum, 0x00
      LDI
96
97
      CALL
            adc_disable
                                        ; disable the LEDs
      CALL
            clear_lights
                                        ; clear LEDs
98
99
      RET
100 task9:
      LDI
            tasknum, 0x00
101
      LDI
            XH, HIGH(RAMMESSAGE3)
102
                                        ; point X to ram message
            XL, LOW(RAMMESSAGE3)
103
      LDI
104
      CALL
            message_to_LCD
                                        ; print message to LCD
105
      RET
106 task10:
107
      LDI
            tasknum, 0x00
```

```
; clear the LCD
108
     CALL clear_LCD
109
      RET
110 task11:
     NOP
111
112
     NOP
113
            task11
                                       ; infinite loop so WD doesn't get reset
     RJMP
114
     RET
115
116
   do_motor_task:
           stepper_is_enabled
117
     CALL
                                      ; check if the motor is actually
                                       ; enabled
118
119
            retReg, 0
      SBRS
120
     RET
121
      CBI
            UCSRB, RXEN
122
     LDI
            ZH, HIGH(2 * blankterminal)
            ZL, LOW(2 * blankterminal)
123
     LDI
            send_chars_terminal ; clear the terminal
124
     CALL
125
     CALL
            enable_buttons
                                       ; enable the buttons
            step_motor
126
     CALL
     RET
127
128
129
130
   adc_done:
            arg1, retReg
131
     MOV
                                       ; output the lights to
            output_lights
132
     CALL
133
     RET
134
135
   stepper_done:
136
     LDI
            tasknum, 0x00
137
      SBI
            UCSRB, RXEN
                                       ; Re-enable receiving
     CALL disable_buttons
                                       ; disable buttons
138
     RCALL do task
139
140
     RET
141
                         .db 0x0C, "Project Tasks: ",0x0d,0x0a
142 menu_text:
                         .db "-----,0x0d,0x0a
143 menu_text1:
                        .db "1) Rotate clockwise for 5 seconds ",0x0d,0x0a
144 menu_text2:
                         .db "2) Rotate anti-clockwise for 5 seconds",0x0d,0
145 menu_text3:
      x0a
                        .db "3) Rotate clockwise for 10 seconds",0x0d,0x0a
146 menu_text4:
                         .db "4) Rotate anti-clockwise for 10 seconds ",0x0d,0
147 menu_text5:
      x0a
148 menu_text6:
                        .db "5) Disable stepper",0x0d,0x0a
                         .db "6) Enable stepper ",0x0d,0x0a
149 menu_text7:
                        .db "7) Start ADC PWM task ",0x0d,0x0a
150 menu_text8:
                        .db "8) Stop ADC PWM task",0x0d,0x0a
151 menu_text9:
                        .db "9) Print 3rd stored message to LCD",0x0d,0x0a
152 menu_text10:
                        .db "10) Clear LCD ",0x0d,0x0a
153 menu_text11:
                        .db "11) Reset Microcontroller ",0x0d,0x0a,0x00,0x00
154 menu_text12:
155 blankterminal:
                         .db 0x0C,0x00
```

156 blankline: .db 0x0D," ", 0x0D,0x00,0x00

IO.asm

```
1 ;
                                   IO.asm
  ; I L Gouws
  ; File for handling the input and output of microcontroler
4
5
   .DSEG
   lightValue: .BYTE 1
6
7
8
  .CSEG
9
   init_IO:
     IN
           tmp1, DDRD
10
           tmp1, 0xF0
11
     ANDI
           DDRD, tmp1
12
     OUT
                                       ; set up the d pins data directions
     LDI
           tmp1, 0x7E
13
14
     OUT
           DDRA, tmp1
                                       ; set up the d pins data directions
           tmp1, PORTD
15
     IN
           tmp1, 0xF0
16
     ANDI
17
           tmp1, 0x0C
     ORI
           PORTD, tmp1
18
     OUT
                                       ; enable pull ups for buttons
19
     LDI
           tmp1, 0x0A
20
     OUT
           MCUCR, tmp1
                                       ; both falling edge triggered.
21
     IN
           tmp1, TIMSK
                                       ; timer 1 for PWM
           tmp1, 0xC3
22
     ANDI
                                       ; enable overflow and OCA interupts for
23
     ORI
           tmp1, 0x14
         timer 1
24
     OUT
           TIMSK, tmp1
25
     RET
26
27
   enable_buttons:
           tmp1, 0xC0
                                       ; 0b11000000
28
     LDI
29
           GICR, tmp1
                                       ; into and int1 enabled
     OUT
           GIFR, tmp1
                                       ; clear into flag and in 1 flags
30
     OUT
     RET
31
32
33
   disable_buttons:
34
     OUT
           GICR, zero
                                       ; into and int1 disabled
     RET
35
36
37
   output_lights:
38
     OUT
           TCCR1A, zero
39
     LDI
           tmp1, 0x01
                                       ; prescalar of 1, 8 makes the timer too
         slow
40
     OUT
           TCCR1B, tmp1
41
     LDI
           tmp2, 0x3F
                                       ; multiply the lights to get a nice
        range
                                       ; of brightness
42
```

```
43
     MUL
           tmp2, arg1
44
     ADD
           MUL_LOW, tmp2
     ADC
           MUL HIGH, zero
45
     OUT
           OCR1AH, MUL_HIGH
46
                                    ; set the ouput compare value
           OCR1AL, MUL_LOW
     OUT
47
     LDI
           XH, HIGH(lightValue)
                                      ; save this value to RAM
48
     LDI
           XL, LOW(lightValue)
49
     LSR
           arg1
50
           arg1, 0x7E
51
     ANDI
52
     ST
           X, arg1
53
     RET
54
55
   clear_lights:
           TCCR1A, zero
     OUT
                                       ; stop timer 1 for pulse width
56
        modulation
           TCCR1B, zero
57
     OUT
           tmp1, PORTA
58
     IN
                                       ; turn off lights
59
     ANDI tmp1, 0x81
           PORTA, tmp1
60
     OUT
61
     RET
62
63 int0_ISR:
64
     CALL pause_stepper
     OUT
           GICR, ZERO
65
                                       ; disable external interrupts
     IN
           tmp1, TIMSK
66
     ANDI tmp1, 0x3F
67
                                       ; mask off TIMSK
           tmp1, 0x40
                                       ; enable overflow interupts
68
     ORI
           TIMSK, tmp1
     OUT
69
70
     LDI
           tmp1, 0x05
     OUT
           TCCR2, tmp1
71
                                       ; start timer2 with prescaler set to
        /1024
72
     RETI
73
74 \text{ int1}_{-}ISR:
     CALL start_stepper
75
76
     OUT
           GICR, ZERO
                                       ; disable external interrupts
           tmp1, TIMSK
77
     IN
     ANDI tmp1, 0x3F
78
                                       ; mask off TIMSK
           tmp1, 0x40
                                       ; enable overflow interupts
79
     ORI
           TIMSK, tmp1
80
     OUT
     LDI
           tmp1, 0x05
81
           TCCR2, tmp1
                                       ; start timer2 with prescaler set to
82
     OUT
        /1024
83
     RETI
84
  t2_OV_ISR:
85
           TCCR2, zero
86
     OUT
                                       ; stop counter
87
           TCNT2, zero
     OUT
                                       ; zero counter
     RCALL enable_buttons
88
89
     RETI
```

```
90
91 t1_OCA_ISR:
92
     IN
            tmp1, PORTA
                                        ; clear lights on output compare
93
     ANDI
            tmp1, 0x81
            PORTA, tmp1
94
     OUT
95
      RETI
96
97
   t1_OV_ISR:
98
     LDI
            XH, HIGH(lightValue)
                                       ; get adc readout again
99
      LDI
            XL, LOW(lightValue)
     LD
100
            tmp1, X
            tmp2, PORTA
101
     IN
                                        ; get PORTA values
102
     ANDI
            tmp2, 0x81
                                        ; mask off values
            tmp1, tmp2
103
     OR
104
     OUT
            PORTA, tmp1
                                        ; set the lights
105
      RETI
```

stepperMotor.asm

```
This file is responsible for handling the stepper motor
  ; J L Gouws 19G4436
3;
4
5 .DSEG
6 RAM_STEPS: .BYTE 9
8
  .CSEG
9
  init_stepper:
     IN
           tmp1, DDRD
10
11
                                      ; lower bits of the DDRD
     ANDI
          tmp1, 0x0F
           tmp2, 0xF0
12
     LDI
13
                                      ; set D4-D7 to output
     OR
           tmp1, tmp2
           DDRD, tmp1
14
     OUT
15
     IN
           tmp1, PORTD
16
     ANDI tmp1, 0x0F
                                      ; lower bits of the PORTD
17
     ORI
           tmp1, 0x10
                                      ; lock motor on first driver
     OUT
18
           PORTD, tmp1
19
     EOR
           step, step
                                      ; set step to 0
20
     LDI
           ZH, HIGH(2 * STEP_TABLE)
           ZL, LOW(2 * STEP_TABLE)
21
     LDI
22
     CALL
           read_steps_to_RAM
23
     RCALL init_timer0
24
     RET
25
26 init_timer0:
           tmp1, TIMSK
27
     IN
28
     ANDI tmp1, 0xFC
                                      ; mask off TIMSK
29
     ORI
           tmp1, 0x02
           TIMSK, tmp1
30
     OUT
```

```
; output compare 0.125 \times 10^{-6} \times 256
31
     LDI
            tmp1, 156
        x 156 = 4.992ms
32
            OCR0, tmp1
     OUT
33
     LDI
            tmp1, 0x00
                                         ; reset timer0s counter
            TCNT0, tmp1
     OUT
34
35
     RET
36
37
   step_motor:
38
     MOV
            slow, ZERO
            stepCount, ZERO
39
     MOV
     RCALL start_stepper
40
41
     RET
42
   read_steps_to_RAM:
43
44
     LDI
            XH, HIGH(RAM_STEPS)
45
     LDI
            XL, LOW(RAM_STEPS)
46 readPGM:
     LPM
47
            tmp1, Z+
            X+, tmp1
     ST
48
            tmp1, 0x00
49
     CPI
            readPGM
50
     BRNE
51
     RET
52
53
  ; makes the motor make one step
54 NEXTSTEP:
     ADD
            step, dstep
55
                                           ; get to the next step
56
     LDI
            tmp1, 0x07
     AND
            step, tmp1
57
58
     INC
            stepCount
                                           ; get to the next step
59
     LDI
            XH, HIGH(RAM_STEPS)
            XL, LOW(RAM_STEPS)
60
     LDI
     ADD
            XL, step
61
     ADC
            XH, zero
62
63
     LD
            tmp2, X
     IN
            tmp1, PORTD
64
65
            tmp1, 0x0F
                                           ; tmp1 now contains the masked off
     ANDI
        values
66
                                           ; of portD
67
     OR
            tmp1, tmp2
68
     OUT
            PORTD, tmp1
     RET
69
70
71
   t0_OC_ISR:
            TCCR0, zero
72
     OUT
                                           ; stop timer 0
73
     INC
            slow
     CP
            slow, arg2
74
75
     BRNE
            contSteps
76
     MOV
            slow, zero
77
     RCALL nextstep
78
     CP
            stepCount, arg1
```

```
79
      BRNE
             contSteps
             stepCount, 0x00;
80
      LDI
            slow, zero
81
      MOV
82
      CALL
             stepper_done
      RETI
                                            ; this is done
83
84
    contSteps:
      RCALL start_stepper
85
86
      RETI
87
    stepper_disable:
88
            tmp1, TIMSK
89
      IN
            tmp1, 0xFC
90
      ANDI
                                            ; mask off TIMSK
            TIMSK, tmp1
91
      OUT
             tmp1, PORTD
92
      IN
                                            ; tmp1 now contains the masked off
93
      ANDI
           tmp1, 0x0F
         values
94
                                            ; of portD
            PORTD, tmp1
95
                                            ; the lower bits of PORTD are now off
      OUT
96
      RET
97
98
    stepper_is_enabled:
99
      IN
            tmp1, TIMSK
100
      ANDI
            tmp1, 0x03
                                         ; mask off TIMSK
101
      MOV
             retReg, tmp1
                                         ; mask off TIMSK
102
      ANDI
            tmp1, 0x01
103
      LSR
             retReg
             retReg, tmp1
104
      OR
      RET
105
106
107
    stepper_enable:
      RCALL init_timer0
108
            XH, HIGH(RAM_STEPS)
109
      LDI
110
      LDI
            XL, LOW(RAM_STEPS)
      ADD
            XL, step
111
            XH, zero
      ADC
112
113
      LD
            tmp2, X
            tmp1, PORTD
114
      IN
115
      ANDI
            tmp1, 0x0F
            tmp1, tmp2
116
      OR
117
      OUT
            PORTD, tmp1
      RET
118
119
120
    pause_stepper:
121
      OUT
            TCCR0, zero
                                            ; stop timer 0
122
      RET
123
124
    start_stepper:
125
      OUT
            TCNT0, zero
126
      LDI
            tmp1, 0x04
                                            ; 0b00000100 | clock prescalar 256
127
      OUT
            TCCR0, tmp1
                                            ; stop timer 0
```

UART.asm

```
UART.asm
2; J L Gouws
3;
                    File for handling UART and related things
4
  init_UART:
 6
     ; set baud rate (9600,8,n,2)
7
           tmp1, 51
     LDI
     LDI
           tmp2, 0x00
8
           UBRRH, tmp2
                                       ; Baudrate
9
     OUT
             UBRRL, tmp1
10
     OUT
11
     ; set rx and tx enable
           UCSRB, RXEN
12
     SBI
           UCSRB, TXEN
13
     SBI
     ; enable uart interrupts, both transmit and receive
14
15
           UCSRB, RXCIE
     SBI
           UCSRB, TXCIE
16
     SBI
17
     RET
18
19
   send_chars_terminal:
           tmp1, Z+
20
     LPM
                                       ; outputs the characters in program
21
                                       ; memmory to terminal
22
     OUT
           UDR, tmp1
23
     RET
24
25
                                       ; clears a line in the terminal
   clear_line:
           ZH, HIGH(2 * blankline)
                                       ; this is one method because it gets
26
     LDI
27
           ZL, LOW(2 * blankline)
                                      ; called often
     LDI
           tmp1, Z+
     LPM
28
           UDR, tmp1
29
     OUT
30
     RET
31
32
  wait_transmit:
           UCSRA, TXC
33
     SBIS
                                       ; wait for bit data to be sent
34
     RJMP
           wait_transmit
     SBI
           UCSRA, TXC
35
36
     RET
37
   URXC_ISR: ; on receive
38
39
     LDI
           XH, HIGH(TASK_NUM_RAM)
     LDI
           XL, LOW(TASK_NUM_RAM)
40
     IN
           tmp1, UDR
41
           tmp1, '.'
     CPI
42
                                       ; check for stop character
```

```
43
     BREQ
           set_task
     OUT
            UDR, tmp1
                                        ; echo to terminal
44
     RCALL wait_transmit
45
                                         ; get current stored number
     LD
            tmp3, X
46
            tmp2, 10
47
     LDI
     MUL
48
            tmp3, tmp2
                                        ; multiply tmp3 by tmp2
            MUL_HIGH, zero
49
     CP
50
     BRNE
           reset_task
                                          bad input this has bad interaction
51
                                         ; but whatever
52
     MOV
            tmp3, MUL_LOW
     SUBI
            tmp1, '0'
53
54
     BRMI
            reset_task
55
     ADD
            tmp3, tmp1
     ST
56
            X, tmp3
57
     RETI
58
   set_task:
59
     LD
            tasknum, X
     CPI
            tasknum, 0x00
60
            reset_task
61
     BRLT
            tasknum, 0x0C
62
     CPI
     BRGE
63
            reset_task
64
     RJMP
            do_set_task
65
   reset_task:
66
     LDI
            tasknum, 0x0
                                        ; set task num to zero
   do set task:
67
            X, zero
     ST
                                        ; clear the input register.
68
            do_task
69
     CALL
     RETI
70
71
72
   UTXC_ISR:
                                        ; continue transmitting
73
74
     LPM
            tmp1, Z+
75
     CPI
            tmp1, 0x00
                                        ; check for byte
     BREQ
            donetx
76
77
     OUT
            udr, tmp1
78
   donetx:
79
     RETI
```

EEP.asm

```
9 RAMMESSAGE2: .BYTE 20
10 RAMMESSAGE3: .BYTE 20
11
12 .CSEG
13; Reads the EEPROM messages into RAM
14 init EEP:
     LDI
           XH, HIGH(RAMMESSAGE1)
15
                                      ; point X to the ram message
           XL, LOW(RAMMESSAGE1)
16
     LDI
17
     LDI
           YH, HIGH(EEMSG)
                                      ; set Y to point to the messages in
18
                                      ; EEPROM
19
     LDI
           YL, LOW(EEMSG)
20
     CALL read_EEP
                                      ; read from EEPROM
                                      ; rinse an repeat
           XH, HIGH(RAMMESSAGE2)
21
     LDI
           XL, LOW(RAMMESSAGE2)
22
     LDI
23
     CALL read_EEP
24
     LDI
           XH, HIGH(RAMMESSAGE3)
25
     LDI
           XL, LOW(RAMMESSAGE3)
26
     CALL read_EEP
27
     RET
28
29; Reads an individual message into RAM, stops on null byte
30; Y -- Location of first byte in EEPROM to read
31; X -- Location to store byte in RAM
32 read_EEP:
     OUT
           EEARH, YH
33
           EEARL, YL
     OUT
34
           EECR, EERE
35
     SBI
                                      ; read from EEPROM
           tmp1, EEDR
36
     IN
37
     ST
           X+, tmp1
38
     ADIW
           YL, 1
39
     CPI
           tmp1, 0x00
                                      ; see if we are at end of message
                                      ; read next byte
40
     BRNE
           read EEP
     RET
41
```

ADC.asm

```
ADC.asc
1 ;
  ; Handles the ADC.
2
3; I L Gouws
4
  convert_voltage:
5
     LDI
           tmp1, 0b01100000
                                      ; AVCC selected as reference
           ADMUX, tmp1
                                      ; ADLAR set so most significant 8 bits
6
    OUT
        are in ADCH
                                      ; ADC enabled conversion started no
           tmp1, 0b11001111
7
     LDI
        auto trigger
8
                                      ; 128 prescaler interrupt enabled
9
    OUT
           ADCSRA, tmp1
10
     RET
11
```

```
12
   adc_disable:
13
     OUT
           ADMUX, zero
                                         ; pretty self explanatory, sets the adc
         t o
            ADCSRA, zero
     OUT
                                         ; stop working
14
15
     RET
16
  ADC_ISR:
17
18
     IN
            retReg , ADCH
19
     CALL
            adc_done
20
     RETI
```

LCD.asm

```
LCD file
2; Handles the LCD screen
3; J. L. Gouws and Mr. Sullivan
4 .MACRO LCD_WRITE
5
    CBI PORTB, 1
 6 ENDMACRO
7 .MACRO LCD_READ
8
    SBI PORTB, 1
9 .ENDMACRO
10 .MACRO LCD_E_HI
    SBI PORTB, 0
11
12 .ENDMACRO
13 .MACRO LCD_E_LO
    CBI PORTB, 0
14
15 .ENDMACRO
16 .MACRO LCD_RS_HI
    SBI PORTB, 2
17
18 ENDMACRO
19 .MACRO LCD_RS_LO
20
    CBI PORTB, 2
21 .ENDMACRO
22
  ;This is a one millisecond delay
24 Delay:
     PUSH
25
          r16
26
     LDI
           r16, 11
27
   Delayloop1:
     PUSH
28
           r16
29
     LDI
           r16, 239
                                       ; for an 8MHz xtal
30 Delayloop2:
     DEC
           r16
31
32
     BRNE
           Delayloop2
33
     POP
           r16
34
     DEC
           r16
           Delayloop1
35
     BRNE
36
     POP
           r16
```

```
37
     RET
38; waits 800 clock cycles (0.1ms on 8MHz clock)
39 Waittenth:
     PUSH
           r16
40
            r16, 255
41
     LDI
42
   decloop:
     DEC
43
            r16
     NOP
44
45
     NOP
46
     BRNE
            decloop
     POP
47
            r16
48
     RET
49
  ; return when the lcd is not busy
51
   Check_busy:
52
     PUSH r16
53
     LDI
            r16, 0b00000000
                                               ; portc lines input
54
     OUT
           DDRC, r16
                                             ; RS lo
55
     LCD_RS_LO
     LCD_READ
                                             ; read
56
   Loop_Busy:
57
58
     RCALL Delay
                                           ; wait 1ms
59
     LCD_E_HI
                                             ; E hi
60
     RCALL Delay
61
     IN
           r16, PINC
                                               ; read portc
                                             ; make e low
     LCD_E_LO
62
63
     SBRC r16, 7
                                        ; check the busy flag in bit 7
     RJMP Loop_busy
64
65
     LCD_WRITE
66
     LCD_RS_LO
                                             ; rs lo
67
     POP
           r16
68
     RET
69
   ; write char in r16 to LCD
   Write_char:
71
                                             ; rcall Check_busy
72
     PUSH r17
73
     RCALL Check_busy
74
     LCD_WRITE
75
     LCD RS HI
76
     SER
            r17
           DDRC, r17
77
                                               ; c output
     OUT
78
     OUT
           PORTC, R16
79
     LCD_E_HI
     LCD E LO
80
81
     CLR
           r17
           DDRC, r17
82
     OUT
83
     POP
            r17
84
     RET
   ; write instruction in r16 to LCD
85
86 Write_instruc:
```

```
87
      PUSH r17
      RCALL Check_busy
88
89
      LCD_WRITE
90
      LCD_RS_LO
91
      SER
            r17
            DDRC, r17
92
      OUT
                                                ; c output
            PORTC, R16
93
      OUT
94
      LCD_E_HI
95
      LCD_E_LO
96
      CLR
            r17
97
      OUT
            DDRC, r17
98
      POP
             r17
99
      RET
100
101
102 Init_LCD:
103
      PUSH r16
      CLR
104
            r16
            DDRC, r16
105
      OUT
106
      OUT
            PORTC, r16
      SBI
            DDRB, 2
107
                                         ; reg sel output
108
      SBI
            DDRB, 0
                                         ; enable output
109
      SBI
            PORTB, 2
110
      SBI
            PORTB, 0
            DDRB, 1
111
      SBI
                                         ; rw output
            r16, 0x38
112
      LDI
113
      RCALL Write_instruc
114
      LDI
             r16, 0x0E
                                         ; turn lcd on with cursor
115
      RCALL Write_instruc
116
      LDI
            r16, 0x06
117
      RCALL Write_instruc
            r16, 0x01
118
      LDI
119
      RCALL Write instruc
120
      POP
             r16
121
      RET
122
123
     message_to_LCD:
124
       LDI tmp2, 0x00
                                         ; counter to keep track of chars on
                                         ; LCD, this works, but is brittle in
125
126
                                         ; general
127
     one_char:
128
           tmp2, 16
                                         ; check if we need to line break
       CPI
129
       BRNE write_one_char
       LDI tmp1, 0b11000000
                                         ; instruction for next line
130
                                         ; see data sheet
       CALL Write_instruc
131
132
     write_one_char:
                                         ; write a char from the address in X
133
            tmp1, X+
       LD
134
            tmp1, 0x00
       CPI
135
       BREQ m2ldone
                                         ; end on null
136
       CALL write_char
```

```
137
       INC tmp2
138
       RJMP one_char
                                         ; do next chars
139
     m2ldone:
      RET
140
141
142
    clear_LCD:
      CBI
            PORTB, 0
143
144
      CBI
            PORTB, 1
            R16, 0x01
                                         ; write instruction to clear display
145
      LDI
146
      RCALL write_instruc
147
      RET
```

watchdog.asm

```
1 init_watchdog:
2 LDI tmp1, 0x0A ; Enable watchdog 65ms time out
3 OUT WDTCR, tmp1
4 RET
```