


# 计算机系统原理

林怀忠 linhz@zju.edu.cn



## 课本



## 网站—学在浙大: course.zju.edu.cn

#### The Course

Prerequisites: C Program Language

Application software

Programming language

OS, API

Instruction, Assembly Language

The cours $\epsilon$ 


Digital logic circuit

analogue circuit, combinational logic circuit

Software

Hardware

# 计算机系统能力培养系列理提供系



## 成绩

- ■课堂练习、作业
- 实验项目(4人一组)
- 期末考试 (闭卷)

#### COMPUTER ORGANIZATION AND DESIGN

The Hardware/Software Interface



# **Chapter 1**

# Computer Abstractions and Technology

## **The Computer Revolution**

- 计算机促进了人类的第三次革命——信息革命
- Progress in computer technology
  - Underpinned by domain-specific accelerators
- Makes novel applications feasible
  - Computers in automobiles
  - Cell phones
  - Human genome project
  - World Wide Web
  - Search Engines
- Computers are pervasive

## 第一台真正实用的计算机ENIAC

- 1946年诞生,体积大,重30吨,有18000多个真空管
- 5000次加法/s,或400次乘法/s
- 十进制表示/运算,存储器由20个累加器组成,每个累加器存10位十进制数,每一位由10个真空管表示
- 采用手动编程,通过设置开关和插拔电缆来实现



## **Classes of Computers**


#### Personal computers

- General purpose, variety of software
- Subject to cost/performance tradeoff
- Server computers
  - Network based
  - High capacity, performance, reliability
  - Range from small servers to building sized

## **Classes of Computers**

- Supercomputers
  - Type of server
  - High-end scientific and engineering calculations
  - Highest capability but represent a small fraction of the overall computer market
- Embedded computers
  - Hidden as components of systems
  - Stringent power/performance/cost constraints

## The PostPC Era



#### The PostPC Era

#### Personal Mobile Device (PMD)

- Battery operated
- Connects to the Internet
- Hundreds of dollars
- Smart phones, tablets, electronic glasses



#### Cloud computing

- Warehouse Scale Computers (WSC)
- Software as a Service (SaaS)
- Portion of software run on a PMD and a portion run in the Cloud
- Amazon and Google

#### **Containers in WSCs**

#### Inside WSC



#### **Inside Container**



资料来源: UC-Berkeley, Course CS61C, Spring 2011 Lecture #1

#### What You Will Learn

- How programs are translated into the machine language
  - And how the hardware executes them
- The hardware/software interface
- What determines program performance
  - And how it can be improved
- How hardware designers improve performance
- What is parallel processing

## **Understanding Performance**

- Algorithm
  - Determines number of operations executed
- Programming language, compiler, architecture
  - Determine number of machine instructions executed per operation
- Processor and memory system
  - Determine how fast instructions are executed
- I/O system (including OS)
  - Determines how fast I/O operations are executed

## **Seven Great Ideas**

- Use abstraction to simplify design
- Make the **common case fast**



- Performance via parallelism
- Performance via pipelining
- Performance via prediction
- *Hierarchy* of memories
- **Dependability** via redundancy















## **Below Your Program**

- Applications software


  Applications software

  Hardware
- Application software
  - Written in high-level language
- System software
  - Compiler: translates HLL code to machine code
  - Operating System: service code
    - Handling input/output
    - Managing memory and storage
    - Scheduling tasks & sharing resources
  - Hardware
    - Processor, memory, I/O controllers


## **Levels of Program Code**

- High-level language
  - Level of abstraction closer to problem domain
  - Provides for productivity and portability
- Assembly language
  - Textual representation of instructions
- Hardware representation
  - Binary digits (bits)
  - Encoded instructions and data

```
High-level
                swap(int v[], int k)
language
                {int temp;
                  temp = v[k];
program
(in C)
                  v[k] = v[k+1];
                  v[k+1] = temp;
                  Compiler
Assembly
                swap:
                    muli $2, $5,4
language
                        $2, $4,$2
program
                     add
                        $15. 0($2)
(for MIPS)
                     ٦w
                        $16, 4($2)
                     ٦w
                        $16, 0($2)
                     SW
                        $15, 4($2)
                    SW
                     jr
                        $31
                 Assembler
Binary machine
           000000010100001000000000011000
language
           0000000000110000001100000100001
program
           (for MIPS)
           100011001111001000000000000000100
```







## **The BIG Picture**


## Components of a Computer

- Same components for all kinds of computer
  - Desktop, server, embedded
- Input/output includes
  - User-interface devices
    - Display, keyboard, mouse
  - Storage devices
    - Hard disk, CD/DVD, flash
  - Network adapters
    - For communicating with other computers

## 计算机硬件: 打开PC来看看



PC主板



内存条


#### **Touchscreen**


- PostPC device
- Supersedes keyboard and mouse
- Resistive and Capacitive types
  - Most tablets, smart phones use capacitive
  - Capacitive allows multiple touches simultaneously




## Through the Looking Glass

- LCD screen: picture elements (pixels)
  - Mirrors content of frame buffer memory





# **Opening the Box**




## Inside the Processor (CPU)

- Datapath: performs operations on data
- Control: sequences datapath, memory, ...
- Cache memory
  - Small fast SRAM memory for immediate access to data

## **Inside the Processor**

A12 processor



## **Abstractions**

- Abstraction helps us deal with complexity
  - Hide lower-level detail
- Instruction set architecture (ISA)
  - The hardware/software interface
- Application binary interface
  - The ISA plus system software interface
- Implementation
  - The details underlying and interface

#### A Safe Place for Data

- Volatile main memory
  - Loses instructions and data when power off
- Non-volatile secondary memory
  - Magnetic disk
  - Flash memory
  - Optical disk (CDROM, DVD)







### **Networks**

- Communication, resource sharing, nonlocal access
- Local area network (LAN): Ethernet
- Wide area network (WAN): the Internet
- Wireless network: WiFi, Bluetooth






## **Technology Trends**

- Electronics technology continues to evolve
  - Increased capacity and performance
  - Reduced cost

| Year | Technology                 | Relative performance/cost |
|------|----------------------------|---------------------------|
| 1951 | Vacuum tube                | 1                         |
| 1965 | Transistor                 | 35                        |
| 1975 | Integrated circuit (IC)    | 900                       |
| 1995 | Very large scale IC (VLSI) | 2,400,000                 |
| 2013 | Ultra large scale IC       | 250,000,000,000           |

# **Technology Trends**




**DRAM** capacity

## **Semiconductor Technology**


- Silicon: semiconductor
- Add materials to transform properties:
  - Conductors
  - Insulators
  - Switch

## Manufacturing ICs



Yield: proportion of working dies per wafer

## Intel® Core 10th Gen



- 300mm wafer, 506 chips, 10nm technology
- Each chip is 11.4 x 10.7 mm

### **Integrated Circuit Cost**

Cost per die = 
$$\frac{\text{Cost per wafer}}{\text{Dies per wafer} \times \text{Yield}}$$


Dies per wafer  $\approx \text{Wafer area/Die area}$ 

Yield =  $\frac{1}{(1+(\text{Defects per area} \times \text{Die area/2}))^2}$ 


- Nonlinear relation to area and defect rate
  - Wafer cost and area are fixed
  - Defect rate determined by manufacturing process
  - Die area determined by architecture and circuit design


## **Defining Performance**

#### Which airplane has the best performance?









### Response Time and Throughput

- Response time
  - How long it takes to do a task
- Throughput
  - Total work done per unit time
    - e.g., tasks/transactions/... per hour
- How are response time and throughput affected by
  - Replacing the processor with a faster version?
  - Adding more processors?
- We'll focus on response time for now...

#### **Relative Performance**

- Define Performance = 1/Execution Time
- "X is n time faster than Y"

```
Performanc e_x/Performanc e_y
= Execution time<sub>y</sub>/Execution time<sub>x</sub> = n
```


- Example: time taken to run a program
  - 10s on A, 15s on B
  - Execution Time<sub>B</sub> / Execution Time<sub>A</sub>= 15s / 10s = 1.5
  - So A is 1.5 times faster than B

### **Measuring Execution Time**

- Elapsed time
  - Total response time, including all aspects
    - Processing, I/O, OS overhead, idle time
  - Determines system performance
- CPU time
  - Time spent processing a given job
    - Discounts I/O time, other jobs' shares
  - Comprises user CPU time and system CPU time
  - Different programs are affected differently by CPU and system performance

## **CPU Clocking**

 Operation of digital hardware governed by a constant-rate clock



- Clock period: duration of a clock cycle
  - e.g.,  $250ps = 0.25ns = 250 \times 10^{-12}s$
- Clock frequency (rate): cycles per second
  - e.g.,  $4.0GHz = 4000MHz = 4.0 \times 10^9Hz$

#### **CPU Time**

```
CPUTime = CPUClock Cycles × Clock Cycle Time

= CPUClock Cycles

Clock Rate
```

- Performance improved by
  - Reducing number of clock cycles
  - Increasing clock rate
  - Hardware designer must often trade off clock rate against cycle count

### **CPU Time Example**

- Computer A: 2GHz clock, 10s CPU time
- Designing Computer B
  - Aim for 6s CPU time
  - Can do faster clock, but causes 1.2 x clock cycles
- How fast must Computer B clock be?

$$\begin{aligned} \text{Clock Rate}_{\text{B}} &= \frac{\text{Clock Cycles}_{\text{B}}}{\text{CPUTime}_{\text{B}}} = \frac{1.2 \times \text{Clock Cycles}_{\text{A}}}{6\text{s}} \\ \text{Clock Cycles}_{\text{A}} &= \text{CPUTime}_{\text{A}} \times \text{Clock Rate}_{\text{A}} \\ &= 10\text{s} \times 2\text{GHz} = 20 \times 10^9 \\ \text{Clock Rate}_{\text{B}} &= \frac{1.2 \times 20 \times 10^9}{6\text{s}} = \frac{24 \times 10^9}{6\text{s}} = 4\text{GHz} \end{aligned}$$

#### Instruction Count and CPI

Clock Cycles = Instructio n Count  $\times$  Cycles per Instructio n CPU Time = Instructio n Count  $\times$  CPI  $\times$  Clock Cycle Time =  $\frac{\text{Instructio n Count} \times \text{CPI}}{\text{Clock Rate}}$ 

- Instruction Count for a program
  - Determined by program, ISA and compiler
- Average cycles per instruction
  - Determined by CPU hardware
  - If different instructions have different CPI
    - Average CPI affected by instruction mix

### **CPI Example**

- Computer A: Cycle Time = 250ps, CPI = 2.0
- Computer B: Cycle Time = 500ps, CPI = 1.2
- Same ISA
- Which is faster, and by how much?

$$\begin{aligned} \text{CPU Time}_{A} &= \text{Instructio n Count} \times \text{CPI}_{A} \times \text{Cycle Time}_{A} \\ &= \text{I} \times 2.0 \times 250 \text{ps} = \text{I} \times 500 \text{ps} & \text{A is faster...} \\ \text{CPU Time}_{B} &= \text{Instructio n Count} \times \text{CPI}_{B} \times \text{Cycle Time}_{B} \\ &= \text{I} \times 1.2 \times 500 \text{ps} = \text{I} \times 600 \text{ps} \\ \hline \text{CPU Time}_{A} &= \frac{\text{I} \times 600 \text{ps}}{\text{I} \times 500 \text{ps}} = 1.2 & \text{...by this much} \end{aligned}$$

### **CPI in More Detail**

 If different instruction classes take different numbers of cycles

$$Clock \ Cycles = \sum_{i=1}^{n} (CPI_{i} \times Instructio \ n \ Count_{i})$$

Weighted average CPI

$$CPI = \frac{Clock \ Cycles}{Instructio \ n \ Count} = \sum_{i=1}^{n} \left( CPI_{i} \times \frac{Instructio \ n \ Count}{Instructio \ n \ Count} \right)$$

Relative frequency

### **CPI Example**

 Alternative compiled code sequences using instructions in classes A, B, C

| Class            | А | В | С |
|------------------|---|---|---|
| CPI for class    | 1 | 2 | 3 |
| IC in sequence 1 | 2 | 1 | 2 |
| IC in sequence 2 | 4 | 1 | 1 |

- Sequence 1: IC = 5
  - Clock Cycles= 2x1 + 1x2 + 2x3= 10
  - Avg. CPI = 10/5 = 2.0


- Sequence 2: IC = 6
  - Clock Cycles= 4×1 + 1×2 + 1×3= 9
  - Avg. CPI = 9/6 = 1.5

### **Performance Summary**

$$CPUTime = \frac{Instructio \ ns}{Program} \times \frac{Clock \ cycles}{Instructio \ n} \times \frac{Seconds}{Clock \ cycle}$$


- Performance depends on
  - Algorithm: affects IC, possibly CPI
  - Programming language: affects IC, CPI
  - Compiler: affects IC, CPI
  - Instruction set architecture: affects IC, CPI, T<sub>c</sub>

#### **Power Trends**



#### **Power Trends**

In CMOS IC technology




## **Reducing Power**

- Suppose a new CPU has
  - 85% of capacitive load of old CPU
  - 15% voltage and 15% frequency reduction

$$\frac{P_{\text{new}}}{P_{\text{old}}} = \frac{C_{\text{old}} \times 0.85 \times (V_{\text{old}} \times 0.85)^2 \times F_{\text{old}} \times 0.85}{C_{\text{old}} \times V_{\text{old}}^2 \times F_{\text{old}}} = 0.85^4 = 0.52$$

- The power wall
  - We can't reduce voltage further
  - We can't remove more heat
- How else can we improve performance?

### **Uniprocessor Performance**



### Multiprocessors


- Multicore microprocessors
  - More than one processor per chip
- Requires explicitly parallel programming
  - Compare with instruction level parallelism
    - Hardware executes multiple instructions at once
    - Hidden from the programmer
  - Hard to do
    - Programming for performance
    - Load balancing
    - Optimizing communication and sync.

#### **SPEC CPU Benchmark**

- Programs used to measure performance
  - Supposedly typical of actual workload
- Standard Performance Evaluation Corp (SPEC)
  - Develops benchmarks for CPU, I/O, Web, ...

#### SPEC CPU2006

- Elapsed time to execute a selection of programs
  - Negligible I/O, so focuses on CPU performance
- Normalize relative to reference machine
- Summarize as geometric mean of performance ratios
  - CINT2006 (integer) and CFP2006 (floating-point)



# SPECspeed 2017 Integer benchmarks on a 1.8 GHz Intel Xeon E5-2650L

|  |           | Instruction  |      | Clock cycle time  | Execution<br>Time | Reference<br>Time |           |
|--|-----------|--------------|------|-------------------|-------------------|-------------------|-----------|
| Description  | Name      | Count x 10^9 | CPI  | (seconds x 10^-9) | (seconds)         | (seconds)         | SPECratio |
| Perl interpreter   | perlbench | 2684         | 0.42 | 0.556             | 627               | 1774              | 2.83      |
| GNU C compiler   | gcc       | 2322         | 0.67 | 0.556             | 863               | 3976              | 4.61      |
| Route planning   | mcf       | 1786         | 1.22 | 0.556             | 1215              | 4721              | 3.89      |
| Discrete Event<br>simulation -<br>computer network                   | omnetpp   | 1107         | 0.82 | 0.556             | 507               | 1630              | 3.21      |
| XML to HTML conversion via XSLT                                      | xalancbmk | 1314         | 0.75 | 0.556             | 549               | 1417              | 2.58      |
| Video compression  | x264      | 4488         | 0.32 | 0.556             | 813               | 1763              | 2.17      |
| Artificial Intelligence:<br>alpha-beta tree<br>search (Chess)        | deepsjeng | 2216         | 0.57 | 0.556             | 698               | 1432              | 2.05      |
| Artificial Intelligence:<br>Monte Carlo tree<br>search (Go)          | leela     | 2236         | 0.79 | 0.556             | 987               | 1703              | 1.73      |
| Artificial Intelligence:<br>recursive solution<br>generator (Sudoku) | exchange2 | 6683         | 0.46 | 0.556             | 1718              | 2939              | 1.71      |
| General data compression   | xz        | 8533         | 1.32 | 0.556             | 6290              | 6182              | 0.98      |
| Geometric mean   |           |              |      |                   |                   |                   | 2.36      |

#### **SPEC Power Benchmark**

- Power consumption of server at different workload levels
  - Performance: ssj\_ops/sec
  - Power: Watts (Joules/sec)

Overall ssj\_ops per Watt = 
$$\left(\sum_{i=0}^{10} ssj_ops_i\right) / \left(\sum_{i=0}^{10} power_i\right)$$

#### SPECpower\_ssj2008 for Xeon E5-2650L

| Target<br>Load % | Performance<br>(ssj_ops) | Average<br>Power<br>(watts) |
|------------------|--------------------------|-----------------------------|
| 100%             | 4,864,136                | 347                         |
| 90%              | 4,389,196                | 312                         |
| 80%              | 3,905,724                | 278                         |
| 70%              | 3,418,737                | 241                         |
| 60%              | 2,925,811                | 212                         |
| 50%              | 2,439,017                | 183                         |
| 40%              | 1,951,394                | 160                         |
| 30%              | 1,461,411                | 141                         |
| 20%              | 974,045                  | 128                         |
| 10%              | 485,973                  | 115                         |
| 0%               | 0                        | 48                          |
| Overall Sum      | 26,815,444               | 2,165                       |
| ∑ssj_ops / ∑pov  | 12,385                   |                             |

### Pitfall: Amdahl's Law

 Improving an aspect of a computer and expecting a proportional improvement in overall performance

$$T_{improved} = \frac{T_{affected}}{improvement factor} + T_{unaffected}$$

- Example: multiply accounts for 80s/100s
  - How much improvement in multiply performance to get 5x overall?

$$20 = \frac{80}{n} + 20$$
 • Can't be done!

Corollary: make the common case fast

### Fallacy: Low Power at Idle

- Look back at i7 power benchmark
  - At 100% load: 258W
  - At 50% load: 170W (66%)
  - At 10% load: 121W (47%)
- Google data center
  - Mostly operates at 10% 50% load
  - At 100% load less than 1% of the time
- Consider designing processors to make power proportional to load

#### Pitfall: MIPS as a Performance Metric

- MIPS: Millions of Instructions Per Second
  - Doesn't account for
    - Differences in ISAs between computers
    - Differences in complexity between instructions

$$\begin{split} \text{MIPS} &= \frac{\text{Instructio n count}}{\text{Execution time} \times 10^6} \\ &= \frac{\text{Instructio n count}}{\frac{\text{Instructio n count} \times \text{CPI}}{\text{Clock rate}}} = \frac{\text{Clock rate}}{\text{CPI} \times 10^6} \end{split}$$

CPI varies between programs on a given CPU

## **Concluding Remarks**

- Cost/performance is improving
  - Due to underlying technology development
- Hierarchical layers of abstraction
  - In both hardware and software
- Instruction set architecture
  - The hardware/software interface
- Execution time: the best performance measure
- Power is a limiting factor
  - Use parallelism to improve performance