

虚拟存储 单页映射: 整个物理存储器为页 双向页表: 在物理存储器端建页表 正向页表: 在虚拟地址端建页表
TLB: 把经常要查的页表项放到cache中.


IO: Polling CPU主动查询 I/O Interrupt DMA: 数据传输无需CPU参与

Virtual Address (tag)	Physical Address (对应物理页框号)
-----------------------	----------------------------

pipeline: structural Hazard: inadequate hardware to simultaneously support all instructions in the pipeline in the same clock cycle. Control Hazard: need to make a decision based on... ① stall the pipeline ② Predict branch outcome ③ delayed branch Data Hazard: instruction needs data from the result of a previous instruction


CPU访问时, 地址中虚页号被分成 tag + index, tag 用于和 TLB 页表项中 tag 比较, index 用于定位需比较的表项
VA中: TLBI (TLB索引) TLBT (TLB标记) VPO (页内偏移地址) VPN (虚拟页号) PA中: PPO (页内偏移地址) PPN (物理页号) CO (块内偏移地址) CI (cache索引) CT (cache标记)

例: 14-bit V; 12-bit P; 页64B 共 $2^{14-6} = 256$ 页
TLB: 16项, 4路组相连 cache: 16行, block 4B, 直接映射




段页式: 虚拟空间按模块分段, 段内再分页


CPU 逻辑门: 与: 或: 非:




射数据通道




LW指令: $Rd = M[Rs + off]$




SW指令 $M[Rs + off] = Rt$



BEQ指令 $PC += 4; \text{ if } (R1 == R2) PC += \text{address} * 4$



ADDI指令 $Rd = Rs + \text{Data}$



4M*1 adr: 22 dat: 1; 8M*4 adr: 23 dat: 4

整数: 除基取余, 上右下左; 小数: 乘基取整, 上左下右

IEEE 754

S	E	M
1	8	23

 (-1)^S (1+M) 2^{E-127}

大端: 高位在低地址 小端: 低位在高地址

CBW AL → AX; CWDE EAX → EAX; CWD: AX → DX: AX

ADC DI, 0; DI = DI + 0 + CF