浙江大学 20<u>20</u> - 20<u>21</u> 学年<u>秋冬</u>学期 《计算机组成与设计》课程期末考试试卷

课程号: 67190020 , 开课学院: _信息与电子工程学院_

考试试卷: √A卷、B卷(请在选定项上打√)

考试形式: √闭、开卷(请在选定项上打√),

允许带 1 张 A4 大小的手写资料和计算器入场

考试日期: 2021 年 1 月 23 日, 考试时间: 120 分钟

诚信考试,沉着应考,杜绝违纪。

考生姓名:			学号:			所属院系(专业):			
题序	_		三	四	五	六	七	八	总分
得分									
评卷人									
I.	СНО	ICE (60	points)						
1.				hat's the	total size	of address	bits and da	ta bits?	
		•		0. 36					
2.	For $X = -0$.0011, Y =	-0.0101, w	hat's the	e 2's compl	ement of (X+Y)?		
A.	1.1100	B. 1.1	010	C. 1.	0101	D. 1.1	000		
3.	is generally used to increase the apparent size of physical memory.								
	A. Secon	dary memo	ory E	3. Virtual	memory	C. Hai	d disk	D. Disks	
4.	The time d	elay betwe	en two suc	cessive i	initiations of	of memory	operation i	is .	
	A. Memory access time B. Memory search time								
	C. Memory cycle time D. Instruction delay								
5.	When perf	orming a l	ooping ope	ration, th	ne instructi	on gets sto	red in the		
	A. Regist		B. Ca			stem heap		. System stac	k
6.	The instruc	ction "lw x	5, 40(x6)"	does					
	The instruction "lw x5, 40(x6)" does A. Loads the value of x5 and stores it x6								
	B. Loads the value of x5 and stores it in Memory[x6 + 40]								
	C. Loads the value in Memory[x6 + 40] and stores it in x5								
			J	L	J				

D. Loads the value of x6 and stores it in Memory[x5 + 40]

7.	The addressing mod A. Immediate addr C. Base addressing	ressing	B. Register add	e of both register file and memory is B. Register addressing D. PC-relative addressing			
8.	In a system which has 32-bit	nas 64 registers. B. 8-bit	, the register id is C. 5-bit				
	A. 32-011	B. 8-011	C. 3-bit	D. 6-bit			
9.	The processor keeps track of the result of its operations using flags called						
	A. Conditional cod	le flags	B. Test output flags				
	C. Type flags		D. None o	of the mentioned			
10.	O. The wrong statement/s regarding interrupts and subroutines among the following is/are i) The subroutine and interrupts have a return statement ii) Both of them alter the content of the PC iii) Both are software oriented iv) Both can be initiated by the user A. i, ii, and iv B. ii and iii C. iv D. iii and iv						
A	The execution of the ld x5,0(x6) sd x5,0(x6) A. RAW (Read after C. WAR (Write after	Write)	o instructions may ha B. WAW (Writ D. No data dep	re after Write)			
	bendency.						
12.	For a 32-bit cache-r	nemory system	, a 32KB, 4-way set-a	associative cache has 2 words cache line			
	size, how many bits	s are there in su	ch cache's tag?				
	A: 19	B: 21	C: 23	D: 25			
A	-	be 1ns and 10ns	s respectively. We can	%, and penalty to access the cache and n infer that the average memory access $2\% + 1 \times 95\%$ $5\% + 1 \times 5\%$			
	Which of the follow	_	gner guideline is not	valid?			
	•		more important than	canacity			
	•	•	the larger the cache b	• •			
	_	-	e smaller the cache bl				
		, ,					

15.	For the followi	ng memory acc	ess pattern: 1,	5,1,6,3, what	's the content of a 4-entries, direct-	
	mapped cache,	assuming cache	is vacant at the	ne beginning.		
A:						
		1	6	3		
B:	<u> </u>	•	•	•		
	1	6	3	5		
C:		I				
	5	6	3			
D:						
<i>υ</i> .		6	3		\neg	
		0	3			
~		1				
	by your answers	nere:				
		,,,,				
	to Q10:,					
Q1	I to Q15:,	,,,,	•			
II.		R FALSE (10	- /			
1.	The miss penal	ty can be reduc	ed by improvi	ng the mecha	anisms for data transfer between the	
	different levels of hierarchy.					
2.	For forwarding you need only look at the data available in the WB stage.					
3.						
	than the total size of the virtual address spaces.					
4.						
5.						
	in the lower order byte of the word.					
6.						
7.	<u> </u>					
, .	compensates for the high memory access time.					
8.						
-	9. A write-through cache typically requires more bus bandwidth than a write-back cache.					
10. An executable binary file that can run on a RISC-V CPU may not be able to execute on						
	another RISC-V	CPU.				

Write the answers here:,,,,,,						

III. Assembly and Pipeline (10 points)

Consider the following RISC-V assembly code, where \$result, \$A, \$B, and \$C represent the registers that are used to store the addresses of the variables result, A, B, and C.

```
lw x1, 0($C)
lw x2, 0($A)
mul x3, x1, x2
lw x4, 0($B)
mul x5, x1, x4
sub x6, x5, x3
lw x7, 0($result)
add x8, x7, x6
sw x8, 0($result)
```

The table below gives the instruction latencies for a simple pipeline implementation of an in-order issue, out-of-order completion CPU (an instruction can be issued as long as its operands are ready and the previous instruction is issued, do not worry about forwarding, cache misses and hits):

Assembly instruction formats	Instruction latency (# of cycles)		
lw x1, #offset(x2)	8		
sw x1, #offset(x2)	8		
add x1, x2, x3	6		
sub x1, x2, x3	6		
mul x1, x2, x3	10		

1. Transform the assembly code into C code.

```
// A, B, C, result are global variables int *A, *B, *C, *result;

void foo() {

// write your code here
```

2. What's the execution time of this assembly code?

3. Optimize the assembly code to minimize the execution time. Write down the minimal execution time and the assembly code after optimization. You should rename the registers to make sure new registers appear in ascending order. (e.g. x1, x2, x3, ...) The table below may help you.

Instruction	Start cycle	End cycle
lw x1, 0(\$C)	1	8

IV. Cache Mapping (10 points)

A computer system has a 128-byte cache. It uses four-way set-associative mapping with 8 bytes in each block. The physical address size is 32 bits, and the smallest addressable unit is 1 byte.

1. Draw a diagram showing the organization of the cache and indicating how physical addresses are related to the cache addresses.

2.	To what block frames of the cache can the address 0x000010AF be assigned?
2	If the addresses 0v000010 AE and 0vEEEE7 AVV can be simultaneously assigned to the same
3.	If the addresses 0x000010AF and 0xFFFF7AXY can be simultaneously assigned to the same cache set, what values can the address digits X and Y have?
use	Virtual Memory (10 points) spose that a system has a 32-bit (4GB) virtual address space. It has 4GB of physical memory, and s 4kB pages. Assume each page table entry is 32-bit long and there are 100 programs running in system at the same time.
1.	If this system uses a single-level page table, calculate the total size of the page tables.
2.	If this system uses a two-level page table, what's the smallest possible size of all page tables in the memory? In such case, how many bits are there in the 1 st -level and 2 nd -level page number?