

# 2024 Memory Compiler(40nm)&Vivado BRAM

EC5015 – VLSI Lab

王鼎睿

[rueimail4work@g-mail.nsysu.edu.tw](mailto:rueimail4work@g-mail.nsysu.edu.tw)

# Outline


---

- ▶ Type of memory arrays
- ▶ ARM memory compiler introduction
- ▶ ARM memory parameter
- ▶ Memory Compiler Flow
- ▶ Memory lib to db Flow
- ▶ Memory Pre-sim Flow
- ▶ Memory Synthesis Flow
- ▶ Memory Gate-level-Simulation Flow
- ▶ Vivado BRAM

---

# Memory Compiler

# Type of memory arrays



# ARM memory compiler introduction ( 1/5 )

---

- ▶ 由ARM公司提供
- ▶ 常用的Memory種類

TSMC_40nm	Register file	SRAM
Single-port	RF_SP_HDE (rvt_hvt_rvt) RF_SP_HSD (rvt_rvt_hvt)	SRAM_SP_HDE (rvt_hvt_rvt) SRAM_SP_HSC (rvt_hvt_rvt)
Two-port	RF_2P_HSE (rvt_hvt_rvt)	-
Dual-port	--	SRAM_DP_HDE (rvt_hvt_rvt)

# ARM memory compiler introduction ( 2/5 )

---

## ▶ Register file

- ▶ 容量較小
- ▶ 只支援單一讀或寫的埠(1R/1W、1R1W)
- ▶ 相同容量下面積較小

## ▶ SRAM

- ▶ 容量較大
- ▶ 可支援兩個讀及寫的埠(1R/1W、1R1W/2R/2W)
- ▶ 相同容量下面積較大

# ARM memory compiler introduction ( 3/5 )

## ► Single-Port

- 同一時間只能做單端讀取(1R)或是單端寫入(1W)的功能

Pin	Description
CEN	Chip Enable (active low)
WEN	Write Enable (active low)
WEN=0 write ; WEN=1 read	Addresses(A[0]=LSB)
A	
D	Data Inputs (D[0]=LSB)
Q	Data Outputs (Q[0]=LSB)
CLK	Clock
WENY	Multiplexor out (WEN CEN A D)
CENY	
AY DY	
EMA	Extra Margin Adjustment
EMAW	
EMAS	

Pin	Description
BEN	Bypass mode, active low
TEN (enable)	Test Mode Enable ,active low
TCEN	Chip Enable Test Input ,active low
TWEN	Write Enable Test Input ,active low
TA	Addresses Test Input(TA[0]=LSB)
TD	Data Test Inputs (TD[0]=LSB)
TQ	Bypass Q input in write mode(TQ[0] = LSB)
RET1N	Retention mode, active low
STOV	Synchronous clock enable,

# ARM memory compiler introduction ( 4/5 )

## ▶ Dual-Port

- ▶ 同一時間兩個埠都可做讀取或寫入的功能(1R/1W/1R1W/2R/2W)

Pin	Description	Pin	Description
CLKA CLKB	Port A&B Clocks	AYA AYB	Multiplexor out (ADDR DATA_IN CEN)
CENA CENB	Port A&B Chip Enables(Active low)	DYA DYB	
WENA WENB	Port A&B Write Enables(Active low)	CENYA CENYB	
AA AB	WEN=0 write ; WEN =1 read Port A&B Addresses (AA[0],AB[0]=LSB)	WENYA WENYB	
DA DB	Port A&B Data Inputs (DA[0],DB[0]=LSB)	BENA BENB TQA TQB	Bypass mode,active low (Bypass mode_EN data_in )
QA QB	Port A&B Data Outputs (QA[0],QB[0]=LSB)	TENA TENB	TEST MODE,active low (TEST_MODE_EN CEN ADDR DATA_IN)
EMAA EMAWA EMASA	Read & Wrtie Extra Margin Adjustment	TCENA TCENB TWENA TWENB	
EMAB EMAWB EMASB		TAA TAB	
RET1N	Retention mode, acitve low	TDA TDB	
STOVA STOVb	Synchronous clock enable,active high	COLLDISN	Collision circuit disable,active low




# ARM memory compiler introduction ( 5/5 )


- ▶ **Two-Port**    Port A is **Read** only  
                     Port B is **Write** only    ➡ 因此沒有WEN port
- ▶ 同一時間只能做單端讀取及單端寫入的功能(1W/1R/1R1W)

Pin	Description	Pin	Description
CLKA CLKB	Read & Write Clocks	AYA AYB	Multiplexor out (ADDR DATA_IN CEN)
CENA CENB	Read & Write Enables (Active low)	DYB	
AA AB	Read & Write Addresses (AA[0],AB[0]=LSB)	CENYA CENYB	
DB	Data Inputs (DB[0]=LSB)	BENA TQA	Bypass mode,active low (Bypass mode_EN data_in )
QA	Data Outputs (QA[0]=LSB)	TENA TENB	TEST MODE,active low (TEST_MODE_EN CEN ADDR DATA_IN)
EMAA EMASA	Read & Write Extra Margin Adjustment	TCENA TCENB	
EMAB EMAWB		TAA TAB	
COLLDISN	Collision circuit disable,active low	TDB	
RET1N	Retention mode, active low		
STOVA	Synchronous clock enable,active high		

# Read Cycle Timing(Dual Port)




# Read Cycle Timing (Dual Port)




CENA、CENB	1'b0 (enable)	1'b1 (disable)	1'b0 (enable)
WENA、WENB	1'b1 (read)	X	1'b1 (read)

# Write Cycle Timing (Dual Port)



# Write Cycle Timing (Dual Port)



CENA、CENB	1'b0 (enable)	1'b1 (disable)	1'b0 (enable)
WENA、WENB	1'b0 (write)	X	1'b1 (write)

# ARM memory parameter ( 1/4 )

---

## ► Register File

High Speed Single-Port 40nm Register File rf_sp_hsd			High Density Single-Port 40nm Register File rf_sp_hde		
Parameter	Ranges		Parameter	Ranges	
Numbers of words	Mux=2	8 to 256	Numbers of words	Mux=2	16 to 512
	Mux=4	16 to 512		Mux=4	32 to 1024
	Mux=8	32 to 1024		Mux=8	32 to 2048
Numbers of bits	Mux=2	4 to 144	Numbers of bits	Mux=2	4 to 144
	Mux=4	4 to 72		Mux=4	4 to 144
	Mux=8	4 to 36		Mux=8	4 to 72
Total memory bits	32 to 36,384 bits		Total memory bits	64 to 147,456 bits	

# ARM memory parameter ( 2/4 )

---

## ► Register File

Two-Port 40nm Register File rf_2p		
Parameter	Ranges	
Numbers of words	Mux=1	8 to 256
	Mux=2	16 to 512
	Mux=4	32 to 1024
Numbers of bits	Mux=1	4 to 288
	Mux=2	4 to 144
	Mux=4	4 to 72
Total memory bits	32 to 73,728 bits	

# ARM memory parameter ( 3/4 )

---

## ► SRAM

High Density Single-Port 40nm SRAM sram_sp_hde			High Speed Single-Port 40nm SRAM sram_sp_hsc		
Parameter	Ranges		Parameter	Ranges	
Numbers of words	Mux=8	256 to 4096	Numbers of words	Mux=8	256 to 4096
	Mux=16	512 to 8192		Mux=16	512 to 8192
	Mux=32	1024 to 16384		Mux=32	1024 to 16384
Numbers of bits	Mux=8	4 to 144	Numbers of bits	Mux=8	4 to 144
	Mux=16	4 to 72		Mux=16	4 to 72
	Mux=32	4 to 36		Mux=32	4 to 36
Total memory bits	1024 to 589,824 bits		Total memory bits	512 to 589,824 bits	



# ARM memory parameter ( 4/4 )

---

## ► SRAM

High Density Dual-Port 40nm SRAM sram_dp_hde		
Parameter	Ranges	
Numbers of words	Mux=4	64 to 2048
	Mux=8	128 to 4096
	Mux=16	256 to 8192
Numbers of bits	Mux=4	4 to 144
	Mux=8	4 to 72
	Mux=16	4 to 36
Total memory bits	256 to 294,912 bits	

# Memory Compiler Flow ( 1/10 )

---

## ▶ Step1.開啟介面

- ▶ 連線到Linux作業系統的工作站並進入到自己創的資料夾目錄
- ▶ 此範例創建的資料夾為rf\_1024x16m8，創好後cd進入


```
[m123040031@DTrump ~]$ tcsh
set vcs version: 2023.12 (default)
set verdi version: 2023.12 (default)
set synthesis version: 2022.03 (default)
set lc version: 2023.12/ (default)
set formality version: 2023.12/ (default)
set primetime version: 2023.12/ (default)
set INNOVUS version: INNOVUS_21.17.000 (default)
[m123040031@DTrump ~]$ mkdir rf_1024x16m8
[m123040031@DTrump ~]$ cd rf_1024x16m8/
[m123040031@DTrump ~/rf_1024x16m8]$
```

# Memory Compiler Flow ( 2/10 )

## ▶ Step2.開啟ARM Memory Compiler

- ▶ 進到自己創的資料夾後輸入下列指令來開啟ARM Memory Compiler
- ▶ `/cad/CBDK/CBDK_TSMC40_Arm_f2.0/CIC/Memory/rf_sp_hde_rvt_hvt_rvt/r8p2/bin/rf_sp_hde_rvt_hvt_rvt`(這裡以register file\_single port\_high density舉例)
- ▶ 若需要產生其他的Memory可以到  
`/cad/CBDK/CBDK_TSMC40_Arm_f2.0/CIC/Memory`內找相對應的檔案 (完整路徑在備忘稿中)

```
[m123040031@DTrump ~]$ tcsh
set vcs version: 2023.12 (default)
set verdi version: 2023.12 (default)
set synthesis version: 2022.03 (default)
set lc version: 2023.12/ (default)
set formality version: 2023.12/ (default)
set primetime version: 2023.12/ (default)
set INNOVUS version: INNOVUS_21.17.000 (default)
[m123040031@DTrump ~]$ mkdir rf_1024x16m8
[m123040031@DTrump ~]$ cd rf_1024x16m8/
[m123040031@DTrump ~/rf_1024x16m8]$ /cad/CBDK/CBDK_TSMC40_Arm_f2.0/CIC/Memory/rf_2p_hse_rvt_hvt_rvt/r9p1/bin/rf_2p_hse_rvt_hvt_rvt
```



# Memory Compiler Flow (3/10)

6.

1.

3.

2.

4.

5.

File Utilities Help

Artisan  
ARM Physical IP

High Density Single-Port RF RVT-HVT-RVT Compiler  
40G 40nm Process, 0.299um<sup>2</sup> Bit Cell

GENERIC PARAMETERS

Instance Name: rf\_sp\_hde

Number of Words: 2048

Number of Bits: 18

Frequency <MHz>: 1

Multilexer Width: ☐ 2 ☐ 4 ☒ 8

Pipeline: ☐ on ☒ off

Word-Write Mask: ☐ on ☒ off

Write-thru: ☒ on ☐ off

Top Metal Layer: ☒ m5-m9

Power Type: ☒ ArtiGrid

Redundancy: ☐ on ☒ off

BIST MUXes: ☒ on

Soft Error Repair (SER): ☒ none ☐ 1bd1bc ☐ 2bd1bc

Power Gating: ☐ on ☒ off

Retention: ☒ on

Extra Margin Adjustment: ☒ on

Default Update

RELATIVE FOOTPRINT

ASCII DATATABLE

name	ff_0p99v...	ff_0p99v...	ffg_0p99v...	tt
geomx	151.300	151.300	151.300	15
geomy	121.215	121.215	121.215	12
volt	0.990	0.990	0.990	0.
temp	125.000	-40.000	125.000	25
tcyc_rd0	0.682	0.612	0.708	0.
tcyc_rd1	0.695	0.621	0.721	0.
tcyc_rd2	0.713	0.636	0.740	0.
tcyc_rd3	0.728	0.649	0.756	0.
tcyc_rd4	0.766	0.681	0.801	0.
tcyc_rd5	0.800	0.711	0.840	0.
tcyc_rd6	0.830	0.737	0.874	0.
tcyc_rd7	0.864	0.766	0.912	0.
tcyc_wr0	0.682	0.612	0.708	0.
tcyc_wr1	0.695	0.621	0.721	0.
tcyc_wr2	0.713	0.636	0.740	0.
tcyc_wr3	0.728	0.649	0.756	0.
tcyc_wr4	0.766	0.681	0.801	0.
tcyc_wr5	0.800	0.711	0.840	0.
tcyc_wr6	0.830	0.737	0.874	0.
tcyc_wr7	0.864	0.766	0.912	0.
taccq_rd0	0.459	0.409	0.490	0.
taccq_rd1	0.472	0.418	0.503	0.
taccq_rd2	0.490	0.433	0.522	0.
taccq_rd3	0.505	0.446	0.538	0.
taccq_rd4	0.544	0.478	0.582	0.
taccq_rd5	0.578	0.508	0.622	0.

VIEWS

PostScript Datasheet

Default Generate

The copyright notice(s) in this Software does not indicate actual or intended publication of this Software.

High Density Single-Port RF RVT-HVT-RVT Compiler, 40G 40nm Process, 0.299um<sup>2</sup> Bit Cell


Log file is ACL.log

# Memory Compiler Flow (4/10)

## ▶ Step3.產生Memory Verilog Model (for verilog simulation)

▶ EX : rf\_1024x16m8 大小 : 1024x16 mux:8(名稱可以自訂)


1.輸入Memory名稱、大小與Mux寬度





2.按下update按鈕




3.檢查是否有Memory示意圖出現



4.VIEWS選擇Verilog Model，並按下Generate按鈕




5.檢查是否有成功產生，rf\_1024x16m8.v檔案




# Memory Compiler Flow ( 5/10 )

## ► Step4.產生Synopsys Model (For Design Compiler)

### 1.VIEWS選擇Synopsys Model



### 2.Library Name輸入Memory名稱(可自訂)



### 3.按下Generate按鈕(會花點時間)

### 5.做到這步驟會有以下這些檔案

### 4.檢查是否有成功產生6個\*.lib檔案

```
Synopsys Model generator succeeded, created:  
rf_1024x16m8_nldm_ff_0p99v_0p99v_125c_syn.lib  
rf_1024x16m8_nldm_ff_0p99v_0p99v_m40c_syn.lib  
rf_1024x16m8_nldm_ffg_0p99v_0p99v_125c_syn.lib  
rf_1024x16m8_nldm_tt_0p90v_0p90v_25c_syn.lib  
rf_1024x16m8_nldm_ss_0p81v_0p81v_125c_syn.lib  
rf_1024x16m8_nldm_ss_0p81v_0p81v_m40c_syn.lib
```

Name	Size (KB)
..	
ACI.log	4
rf_1024x16m8.v	292
rf_1024x16m8_nldm_ff_0p99v_0p99v_125c_syn.lib	744
rf_1024x16m8_nldm_ff_0p99v_0p99v_m40c_syn.lib	744
rf_1024x16m8_nldm_ffg_0p99v_0p99v_125c_syn.lib	744
rf_1024x16m8_nldm_ss_0p81v_0p81v_125c_syn.lib	744
rf_1024x16m8_nldm_ss_0p81v_0p81v_m40c_syn.lib	744
rf_1024x16m8_nldm_tt_0p90v_0p90v_25c_syn.lib	744


Memory Generator會針對不同的操作狀況  
( fast、slow、typical )\_ voltage \_ temperature  
分別產生不同的\*.lib檔案

Ex: ff\_0p99v\_125c //fast\_voltage 0.99V & temperature = 125度C

# Memory Compiler Flow ( 6/10 )

- ▶ Step5.產生PS檔(可做或可不作)
- ▶ PS檔是為了看產生好的memory的Datasheet(伺服器無ps2pdf的指令)
- ▶ (之後在terminal 打ps2pdf rf\_1024x16m8\_tt\_0p90v\_0p90v\_25c.ps rf\_1024x16m8\_tt.pdf)

## 1.VIEWS選擇PostScript Datasheet



## 2.按下Generate按鈕

## 4.做到這步驟會有以下這些檔案

## 3.檢查是否有成功產生不同corner下的ps檔

```
PostScript Datasheet generator succeeded, created:  
rf_1024x16m8_ff_0p99v_0p99v_125c.ps  
rf_1024x16m8_ff_0p99v_0p99v_m40c.ps  
rf_1024x16m8_ffg_0p99v_0p99v_125c.ps  
rf_1024x16m8_tt_0p90v_0p90v_25c.ps  
rf_1024x16m8_ss_0p81v_0p81v_125c.ps  
rf_1024x16m8_ss_0p81v_0p81v_m40c.ps
```

Name	Size (KB)
..	
ACI.log	5
rf_1024x16m8.v	292
rf_1024x16m8_ff_0p99v_0p99v_125c.ps	134
rf_1024x16m8_ff_0p99v_0p99v_m40c.ps	134
rf_1024x16m8_ffg_0p99v_0p99v_125c.ps	134
rf_1024x16m8_nldm_ff_0p99v_0p99v_125c_syn.lib	744
rf_1024x16m8_nldm_ff_0p99v_0p99v_m40c_syn.lib	744
rf_1024x16m8_nldm_ffg_0p99v_0p99v_125c_syn.lib	744
rf_1024x16m8_nldm_ss_0p81v_0p81v_125c_syn.lib	744
rf_1024x16m8_nldm_ss_0p81v_0p81v_m40c_syn.lib	744
rf_1024x16m8_nldm_tt_0p90v_0p90v_25c_syn.lib	744
rf_1024x16m8_ss_0p81v_0p81v_125c.ps	134
rf_1024x16m8_ss_0p81v_0p81v_m40c.ps	134
rf_1024x16m8_tt_0p90v_0p90v_25c.ps	134

# Memory Compiler Flow ( 7/10 )

## rf\_1024x16m8\_tt.pdf内容

# ARM

High Density Single-Port RF RVT-HVT-RVT Compiler  
40G 40nm Process  
0.299um\*2 Bit Cell  
1024 Words X 16 Bits, Mux 8 Instance

### Overview

The Synchronous Single-Port Register File is optimized for speed and density. The memory is designed to take full advantage of the TSMC 40nm 4n40g CMOS process. The storage array is composed of six-transistor bit cells with fully static circuitry. The register file operates at a voltage of 0.9V to 0.9V and a junction temperature range of 25.0°C to 25.0°C.


### Instance Settings

Parameter	Setting
Instance Name	rf_1024x16m8
Process	40nm
Words	1024
Bits	16
Mux	8
Write Mask	off
Extra Margin Adjustment	on
Redundancy	off
BIST Muxes	on
Output Drive	4
Power Routing Type	etc
Top Metal	M5-M9
Frequency	1 Mhz
Power Gating	off
Retention	on
Back Biasing	off
Weak Bit Test	off
Read Disturb Test	off
Pipeline	off
Write-thru	on

### Physical Dimensions

Area Type	Width (um)	Height (um)	Area (um²)
Core	138.02	73.655	10165.9

### Symbol



### Pin Description

Pin	Description
A[9:0]	Address (A[0] = LSB)
D[15:0]	Data Input (D[0] = LSB)
CLK	Clock
CEN	Chip Enable (active low)
WEN	Write Enable (active low)
Q[15:0]	Data Output (Q[0] = LSB)
EMA[2:0]	Extra Margin Adjustment (EMA[0] = LSB)
EMAS	Sense amp Extra Margin Adjustment (EMAS)
EMAW[1:0]	Write Extra Margin Adjustment (EMAW[0] = LSB)
TEN	Test Mode Enable (active low)
TA[9:0]	Address Test Input (TA[0] = LSB)
AY[9:0]	Address Mux Output (AY[0] = LSB)
TD[15:0]	Data Test Input (TD[0] = LSB)
DY[15:0]	Data Mux Output (DY[0] = LSB)
TCEN	Chip Enable Test Input (active low)
CENY	Chip Enable Mux Output
TWEN	Write Enable Test Input (active low)
WENY	Write Enable Mux Output
BEN	Bypass Mode Enable (active low)
TQ[15:0]	Test mux Q Input (TQ[0] = LSB)
RET1N	Retention Input (active low)
STOV	Self timing override

### Timing (units = ns)

The timing tables shows delay values measured from the The timing and power values are measured at input slew load 0.05pF.

Pin	Symbol	Typical Process 0.9V, 25°C	
		Min	Max
Read Cycle	t <sub>cyce0ew0</sub>	0.662	
Write Cycle	t <sub>cyce0ew0</sub>	0.662	
Read Access <sup>1,2</sup>	t <sub>ae0</sub>		0.603
Write-Thru Access <sup>1,2</sup>	t <sub>a</sub>		0.593
Clock high	t <sub>ckh</sub>	0.181	
Clock low	t <sub>ckl</sub>	0.135	
Clock rise slew	t <sub>ckr</sub>		0.545
CENY load factor <sup>3</sup>	K <sub>cenylload</sub>		1.011
AY load factor <sup>3</sup>	K <sub>ayload</sub>		1.011
DY load factor <sup>3</sup>	K <sub>dyload</sub>		0.836
WENY load factor <sup>3</sup>	K <sub>wenylload</sub>		1.011
Q load factor <sup>3</sup>	K <sub>qload</sub>		0.517
A setup	t <sub>as</sub>	0.169	
A hold	t <sub>ah</sub>	0.084	
D setup	t <sub>ds</sub>	0.084	

### Power (current units = mA)


Pin	Typical Process 0.9V, 25°C
core AC Curr (EMA=0) <sup>1,4</sup>	7.964e-05
peri AC Curr (EMA=0) <sup>1,4</sup>	3.221e-03
core AC Curr (EMA=1) <sup>1,4</sup>	7.980e-05
peri AC Curr (EMA=1) <sup>1,4</sup>	3.377e-03
core AC Curr (EMA=2) <sup>1,4</sup>	7.998e-05
peri AC Curr (EMA=2) <sup>1,4</sup>	3.383e-03
core AC Curr (EMA=3) <sup>1,4</sup>	8.006e-05
peri AC Curr (EMA=3) <sup>1,4</sup>	3.390e-03
core AC Curr (EMA=4) <sup>1,4</sup>	8.038e-05
peri AC Curr (EMA=4) <sup>1,4</sup>	3.396e-03
core AC Curr (EMA=5) <sup>1,4</sup>	8.044e-05
peri AC Curr (EMA=5) <sup>1,4</sup>	3.403e-03
core AC Curr (EMA=6) <sup>1,4</sup>	8.051e-05



# Memory Compiler Flow ( 8/10 )

- ▶ Step6.產生Spec(可做或可不)
- ▶ 產生出spec檔，內容為在memory compiler所設定的參數與名稱

1.點選左上方的Utilities



2. 點 Write Spec

3. 開啟.spec檔

Name	Size (KB)
..	
ACI.log	5
rf_1024x16m8.spec	1
rf_1024x16m8.v	292
rf_1024x16m8_ff_0n99v_0n99v_125c_ns	134


4. 可看到在memory compiler所設定的參數與名稱等

```
bits=16
bmux=on
bus_notation=on
check_instname=on
corners=ff_0p99v_0p99v_125c,ff_0p99v_0p99v_m40c,ffg_0p99v_0p99v_125c,tt_0p90v_0p90v_25c,ss_0p81v_0p81v_125c,ss_0
cust_comment=
diodes=on
drive=4
ema=on
frequency=1
instname=rf_1024x16m8
lef-fp.site_def=on
left_bus_delim=[
mux=8
name_case=upper
pipeline=off
power_gating=off
power_type=otc
prefix=
pwr_gnd_rename=vddpe:VDDPE,vddce:VDDCE,vsse:VSSE
rcols=2
redundancy=off
retention=on
right_bus_delim=]
rrows=0
ser=none
synopsys.ccs=off
synopsys.ecss=off
synopsys.libname=rf_1024x16m8
synopsys.nldm=on
top_layer=m5-m9
words=1024
wp_size=8
write_mask=off
write_thru=on
```

# Memory Compiler Flow (9/10)

## ► Step7.產生所有檔案(可做或可不)

1.點選左上方的Utilities




2. 點Generate Menu

5. 產生結果

Name	Size (kB)
ACI.log	13
rf_1024x16m8.bitmap	401
rf_1024x16m8.cdf	314
rf_1024x16m8.gds2	6 304
rf_1024x16m8.lef	70
rf_1024x16m8.spec	1
rf_1024x16m8.tv	12
rf_1024x16m8.v	291
rf_1024x16m8_ant.cdf	8
rf_1024x16m8_ff_0p99v_0p99v_125c.dat	5
rf_1024x16m8_ff_0p99v_0p99v_125c.ps	134
rf_1024x16m8_ff_0p99v_0p99v_m40c.dat	5
rf_1024x16m8_ff_0p99v_0p99v_m40c.ps	134
rf_1024x16m8_ffg_0p99v_0p99v_125c.dat	5
rf_1024x16m8_ffg_0p99v_0p99v_125c.ps	134
rf_1024x16m8_nldm_ff_0p99v_0p99v_125c_syn.lib	744
rf_1024x16m8_nldm_ff_0p99v_0p99v_m40c_syn.lib	744
rf_1024x16m8_nldm_ffg_0p99v_0p99v_125c_syn.lib	744
rf_1024x16m8_nldm_ss_0p81v_0p81v_125c_syn.lib	744
rf_1024x16m8_nldm_ss_0p81v_0p81v_m40c_syn.lib	744
rf_1024x16m8_ss_0p81v_0p81v_125c.dat	5
rf_1024x16m8_ss_0p81v_0p81v_125c.ps	134
rf_1024x16m8_ss_0p81v_0p81v_m40c.dat	5
rf_1024x16m8_ss_0p81v_0p81v_m40c.ps	134
rf_1024x16m8_tt_0p90v_0p90v_25c.dat	5
rf_1024x16m8_tt_0p90v_0p90v_25c.ps	134

3. 點Generate，即可得到勾選使用的檔案



4. 注意Synopsys Model若沒有在step4設定lib name則會用“USRLIB”為預設名字，所以step4的名稱要設定。

# Memory Compiler Flow ( 10/10 )







## ▶ Step8. 關掉Memory Compiler

- ▶ File→Exit



## ▶ Step9. 將Memory Compiler產生的檔案放至目錄下

- ▶ 通常我們需要\*.v檔及\*.lib檔
- ▶ 由於Synopsys Design Compiler無法直接使用產生的\*.lib檔案
- ▶ 因此要先將\*.lib檔案轉為Design Compiler可使用的\*.db檔案

 rf_1024x16m8_nldm_ff_0p99v_0p99v_125c_syn.lib	744
 rf_1024x16m8_nldm_ff_0p99v_0p99v_m40c_syn.lib	744
 rf_1024x16m8_nldm_ffg_0p99v_0p99v_125c_syn.lib	744
 rf_1024x16m8_nldm_ss_0p81v_0p81v_125c_syn.lib	744
 rf_1024x16m8_nldm_ss_0p81v_0p81v_m40c_syn.lib	744
 rf_1024x16m8_nldm_tt_0p90v_0p90v_25c_syn.lib	744

# Memory lib to db Flow ( 1/3 )

---

- ▶ Step1. 將\*.lib檔 compile 成為 \*.db檔
  - ▶ 開啟Terminal輸入下列指令(以tt 0.9v 25c 作為範例)
  - ▶ `lc_shell`
  - ▶ `read_lib rf_1024x16m8_nldm_tt_0p90v_0p90v_25c_syn.lib`
  - ▶ `write_lib rf_1024x16m8_nldm_tt_0p90v_0p90v_25c -output rf_1024x16m8_nldm_tt_0p90v_0p90v_25c.db`
  - ▶ 這邊的Library name input terminal 輸出的名字 不要複製檔案名
  - ▶ 會順利產生rf\_1024x16m8\_nldm\_tt\_0p90v\_0p90v\_25c.db檔
  - ▶ `exit`
  
- 若需要產生多個db檔可以寫tcl腳本 並用 `lc_shell -f xxx.tcl` 使用



複製: Ctrl + C

貼上: 滑鼠右鍵點一下

# Memory lib to db Flow ( 2/3 )

```
[m113040026@DarkSouls ~/rf_1024x16m8]$ lc_shell
```

```
Library Compiler (TM)  
DesignWare (R)
```

```
Version Q-2019.12 for linux64 - Dec 02, 2019
```

```
Copyright (c) 1988 - 2019 Synopsys, Inc.
```

```
This software and the associated documentation are proprietary to Synopsys,  
Inc. This software may only be used in accordance with the terms and conditions  
of a written license agreement with Synopsys, Inc. All other use, reproduction,  
or distribution of this software is strictly prohibited.
```

```
Initializing...
```

```
lc_shell> █
```

```
lc_shell> read_lib rf_1024x16m8_nldm_tt_0p90v_0p90v_25c_syn.lib
```

```
Reading '/home/m113040026/rf_1024x16m8/rf_1024x16m8_nldm_tt_0p90v_0p90v_25c_syn.lib' ...
```

```
Warning: Line 65, The 'internal_power_calculation' attribute in char_config group is required.  
No default can be applied to this attribute. (LBDB-366)
```

```
Warning: Line 330, Cell 'rf_1024x16m8', pin 'CENY', The pin 'CENY' does not have a internal_power group. (LBDB-607)
```

```
Warning: Line 568, Cell 'rf_1024x16m8', pin 'WENY', The pin 'WENY' does not have a internal_power group. (LBDB-607)
```

```
Warning: Line 928, Cell 'rf_1024x16m8', pin 'AY[9]', The pin 'AY[9]' does not have a internal_power group. (LBDB-607)
```

```
Warning: Line 11740, Cell 'rf_1024x16m8', pin 'LWAS', The pin 'LWAS' does not have a internal_power group. (LBDB-607)
```

```
Warning: Line 12310, Cell 'rf_1024x16m8', pin 'TQ[15]', The pin 'TQ[15]' does not have a internal_power group. (LBDB-607)
```

```
Warning: Line 12317, Cell 'rf_1024x16m8', pin 'RET1N', is a 'save_restore' class retention pin but is missing all recommended attributes. (LBDB-982)
```

```
Warning: Line 12402, Cell 'rf_1024x16m8', pin 'STOV', The pin 'STOV' does not have a internal_power group. (LBDB-607)
```

```
Technology library 'rf_1024x16m8_nldm_tt_0p90v_0p90v_25c' read successfully
```

```
lc_shell> █
```

順利讀入lib檔

```
lc_shell> write_lib rf_1024x16m8_nldm_tt_0p90v_0p90v_25c -output rf_1024x16m8_nldm_tt_0p90v_0p90v_25c_syn.db
```

```
Wrote the 'rf_1024x16m8_nldm_tt_0p90v_0p90v_25c' library to '/home/m113040026/rf_1024x16m8/rf_1024x16m8_nldm_tt_0p90v_0p90v_25c_syn.db' successfully
```


```
lc_shell> █
```

順利寫出db檔



# Memory lib to db Flow ( 3/3 )

- ▶ 轉好可在自己的資料夾看到  
rf\_1024x16m8\_nldm\_tt\_0p90v\_0p90v\_25c\_syn.db檔
- ▶ 要點開lib 檔案查看lib name，並非檔名。



rf_1024x16m8.v	291
rf_1024x16m8_ant.df	8
rf_1024x16m8_ff_0p99v_0p99v_125c.dat	5
rf_1024x16m8_ff_0p99v_0p99v_125c.ps	134
rf_1024x16m8_ff_0p99v_0p99v_m40c.dat	5
rf_1024x16m8_ff_0p99v_0p99v_m40c.ps	134
rf_1024x16m8_ffg_0p99v_0p99v_125c.dat	5
rf_1024x16m8_ffg_0p99v_0p99v_125c.ps	134
rf_1024x16m8_nldm_ff_0p99v_0p99v_125c_syn.lib	744
rf_1024x16m8_nldm_ff_0p99v_0p99v_m40c_syn.lib	744
rf_1024x16m8_nldm_ffg_0p99v_0p99v_125c_syn.lib	744
rf_1024x16m8_nldm_ss_0p81v_0p81v_125c_syn.lib	744
rf_1024x16m8_nldm_ss_0p81v_0p81v_m40c_syn.lib	744
rf_1024x16m8_nldm_tt_0p90v_0p90v_25c_syn.db	140
rf_1024x16m8_nldm_tt_0p90v_0p90v_25c_syn.lib	744
rf_1024x16m8_nldm_tt_0p90v_0p90v_25c_syn.dat	5

轉好的db檔

# Memory Pre-sim Flow ( 1/8 )

---

## ▶ Step1.設計電路

- ▶ 設計一個verilog檔內含rf\_1024x16m8的memory
- ▶ Ex: 同時間只能做單獨讀取(1R)或單獨寫入(1W)的記憶體電路

## Memory Pre-sim Flow ( 2/8 )

---

- ▶ Step2.打開memory compiler產生的.v檔
- ▶ 並查看input 、output的port腳與bit數
- ▶ 注意POWER\_PINS(VDDCE、VDDPE、VSSE)不使用，該腳APR會用到。



# Memory Pre-sim Flow ( 3/8 )

```
ifndef POWER_PINS
module rf_1024x16m8 (VDDCE, VDDPE, VSSE, CENY, WENY, AY, DY, Q, CLK, CEN, WEN, A, D,
    EMA, EMAW, EMAS, TEN, BEN, TCEN, TWEN, TA, TD, TQ, RET1N, STOV);
module rf_1024x16m8 (CENY, WENY, AY, DY, Q, CLK, CEN, WEN, A, D, EMA, EMAW, EMAS, TEN,
    BEN, TCEN, TWEN, TA, TD, TQ, RET1N, STOV);
endif
```

Module port用這個

```
parameter ASSERT_PREFIX = "";
parameter BITS = 16;
parameter WORDS = 1024;
parameter MUX = 8;
parameter MEM_WIDTH = 128; // redun block size 8, 64 on left, 64 on right
parameter MEM_HEIGHT = 128;
parameter WP_SIZE = 16 ;
parameter UPM_WIDTH = 3;
parameter UPMW_WIDTH = 2;
parameter UPMS_WIDTH = 1;
```

```
output CENY;
output WENY;
output [9:0] AY;
output [15:0] DY;
output [15:0] Q;
input CLK;
input CEN;
input WEN;
input [9:0] A;
input [15:0] D;
input [2:0] EMA;
input [1:0] EMAW;
input EMAS;
input TEN;
input BEN;
input TCEN;
input TWEN;
input [9:0] TA;
input [15:0] TD;
input [15:0] TQ;
input RET1N;
input STOV;
```

會用到這些Port，  
並注意該port的bit數

```
ifndef POWER_PINS
inout VDDCE;
inout VDDPE;
inout VSSE;
endif
```

# Memory Pre-sim Flow ( 4/8 )

- Step 3. **TOP.v** 輸入以下程式碼，注意input不用不可空接，output可以

```
TOP.v
1  module TOP(clk,CEN,WEN,A,D,Q);
2  input clk;
3  input CEN;
4  input WEN;
5  input [9:0] A;
6  input [15:0] D;
7  output [15:0] Q;
8
9  rf_1024x16m8 umem0(
10     .CENY(), //output
11     .WENY(), //output
12     .AY(), //output
13     .DY(), //output
14     .Q(Q), //output
15
16     .CLK(clk), //input
17     .CEN(CEN), //input
18     .WEN(WEN), //input
19     .A(A), //input
20     .D(D), //input
21     .EMA(3'd0), //input
22     .EMAW(2'd0), //input
23     .EMAS(1'd0), //input
24     .TEN(1'd1), //input
25     .BEN(1'd1), //input
26     .TCEN(1'd1), //input
27     .TWEN(1'd1), //input
28     .TA(10'd0), //input
29     .TD(16'd0), //input
30     .TQ(16'd0), //input
31     .RET1N(1'd1), //input
32     .STOV(1'd0) //input
33 );
34 endmodule
```



# Memory Pre-sim Flow ( 5/8 )

---

- ▶ Port腳說明(此範例為normal mode，可以自己調整):
- ▶ EN訊號都是active low。
- ▶ TEN、TCEN、TWEN是test專用的enable接腳，由於沒有要做測試電路，所以設1。
- ▶ BEN沒有要用Bypass mode，所以設1
- ▶ TA、TD、TQ 為test用的 address、data腳，沒用到設0
- ▶ EMA、EMAW、EMAS用不到設0。沒要延遲access time。
- ▶ RET1N 用不到設1。沒做voltage retention(power down pin)。
- ▶ STOV 設0。讓data 在posedge clk輸出。
- ▶ 詳細說明與使用可以到/cad/CBDK/CBDK\_TSMC40\_Arm\_f2.0/CIC/Memory/選擇的memory/rxpx/doc/裡的userguide看。

# Memory Pre-sim Flow ( 6/8 )

- ▶ STOV=0 與 1
- ▶ STOV =0: Q posedge clk out
- ▶ STOV =1: Q negedge clk out



# Memory Pre-sim Flow ( 7/8 )

---

- ▶ Step4. Pre-sim的pre\_sim.sh範例，指令:source pre\_sim.sh
- ▶ 記得跑pre-sim時vcs要加+notimingcheck這個指令，以免有Timing violation的問題，**gate-level sim**不用。



```
vcs -R -debug_access+all \  
/home/m123040033/rf_1024x16m8/testbench.v \  
/home/m123040033/rf_1024x16m8/TOP.v \  
/home/m123040033/rf_1024x16m8/rf_1024x16m8.v \  
  
+full64 \  
+notimingcheck \  
+access+r +vcs+fsdbon +fsdb+mda +fsdbfile+FLP.fsdb +v2k
```

輸入自己的tb.v與路徑  
輸入自己的TOP.v與路徑  
memory.v的路徑與檔案  
前模擬不加會有Timing violation

# Memory Pre-sim Flow ( 8/8 )

## ▶ 波型解釋

- ▶ 當WEN=0 → write 只看D的資訊
- ▶ 當WEN=1 → read 只看Q的資訊
- ▶ tb-> Send to Waveform Window -> Run



# Memory Synthesis Flow(1/6)

- ▶ Step2. 修改tcl檔 修改以下程式碼
- ▶ 1. Target library 放入剛剛產生的\*.db檔路徑
- ▶ 2. 對應合成的TOP.v，進行tcl的修改，注意不要把mem.v檔拿去合

```
1 set Company "VLSI5015"
2 set Designer "default"
3
4 #設定40nm製程路徑
5 set search_path "/cad/CBDK/CBDK_TSMC40_Arm_f2.0/CIC/SynopsysDC/db/sc9_base_rvt/ $search_path"
6 #設定40nm製程路徑檔，如果有memory compiler的檔案db檔的路徑，記得在這邊設定
7 set target_library "sc9_cln40g_base_rvt ss typical max_0p81v_125c.db sc9_cln40g_base_rvt ff typical min_0p99v_m40c.db \
8 /home/m123040031/rf_1024x16m8/rf_1024x16m8_nldm_tt_0p90v_0p90v_25c_syn.db"
9 set link_library $target_library dw_foundation.sldb
10 set symbol_library "tsmc040.sdb generic.sdb"
11 set synthetic_library "dw_foundation.sldb"
12 set hdlin_translate_off_skip_text "TRUE"
13 set edifout_netlist_only "TRUE"
14 set verilogout_no_tri true
15 set hdlin_enable_presto_for_vhdl "TRUE"
16 set sh_enable_line_editing true
17 set sh_line_editing_mode emacs
18 history keep 100
19 alias h history
20
21 #Path_Top:Verilog放置的位置
22 #Path_Syn:合成後report.txt檔案要放置的根位置，需自行在目錄下創建名為dc_out_file之資料夾
23 #Dump_file_name:合成後產生檔案之名字
24 set Path_Top "."
25 set Path_Syn "./dc_out_file"
26 set Dump_file_name "FMA_NoPipe_syn"
27 #設定Top module 名稱，需跟自行設計之電路的top module name相同
28 set Top "FMA"
29 #Specify Clock, clock名稱和top module中clk port相同
30 set Clk_pin "clk"
31 set Clk_period "50"
32
33 #Read Design
34 #如果設計有parameter設計，read_file指定不能用，需使用analyze + elaborate指令並自行更改路徑
35 # read_file -format verilog {/home/m123040049/HDL_HW/multiplier.v}
36 # current_design $Top
37 analyze -format verilog {
38 /home/m123040031/rf_1024x16m8/TOP.v }
39 elaborate $Top
40
41 #檢查是否讀取成功
42 link
```

自己的memory  
db檔路徑與檔案

# Memory Synthesis Flow(2/6)

- ▶ Step3.開始合成
- ▶ 輸入指令 `dcnxt_shell -f dc.tcl` (對應自己取的tcl名字) 方法一

```
[m123040031@DarkSoul ~]$ dcnxt_shell -f dc.tcl
```

Design Compiler (R) NXT

Version T-2022.03 for linux64 - Feb 22, 2022

Copyright (c) 1988 - 2022 Synopsys, Inc.

This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, or distribution of this software is strictly prohibited. Licensed Products communicate with Synopsys servers for the purpose of providing software updates, detecting software piracy and verifying that customers are using Licensed Products in conformity with the applicable License Key for such Licensed Products. Synopsys will use information gathered in connection with this process to deliver software updates and pursue software pirates and infringers.

Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on Inclusivity and Diversity" (Refer to article 000036315 at <https://solvnetplus.synopsys.com>)



# Memory Synthesis Flow(3/6)

## ► Report Timing & Area & Power

Point	Incr	Path	Number of ports:	45
clock clk (rise edge)	0.00	0.00	Number of nets:	91
clock network delay (ideal)	0.00	0.00	Number of cells:	47
umem0/CLK (rf_1024x16m8)	0.00	0.00 r	Number of combinational cells:	46
umem0/Q[0] (rf_1024x16m8)	0.58	0.58 r	Number of sequential cells:	0
Q[0] (out)	0.00	0.58 r	Number of macros/black boxes:	1
data arrival time		0.58	Number of buf/inv:	44
			Number of references:	5
clock clk (rise edge)	10.00	10.00	Combinational area:	37.648800
clock network delay (ideal)	0.00	10.00	Buf/Inv area:	36.288000
output external delay	0.00	10.00	Noncombinational area:	0.000000
data required time		10.00	Macro/Black Box area:	10165.863281
			Net Interconnect area:	undefined (Wire load has zero net area)
data required time	10.00		Total cell area:	10203.512081
data arrival time	-0.58		Total area:	undefined
slack (MET)		9.42		

1 - including register clock pin internal power

```

3
4
5 Cell Internal Power = 134.3156 uW (100%)
5 Net Switching Power = 362.9349 nW (0%)
7 -----
3 Total Dynamic Power = 134.6785 uW (100%)
3
1 Cell Leakage Power = 75.5157 uW

```


Power Group	Internal Power	Switching Power	Leakage Power	Total Power	( % )	Attrs
io_pad	0.0000	0.0000	0.0000	0.0000	( 0.00%)	
memory	0.1340	0.0000	75.2600	0.2092	( 99.55%)	
black_box	0.0000	0.0000	0.0000	0.0000	( 0.00%)	
clock_network	0.0000	0.0000	0.0000	0.0000	( 0.00%)	i
register	0.0000	0.0000	0.0000	0.0000	( 0.00%)	
sequential	0.0000	0.0000	0.0000	0.0000	( 0.00%)	
combinational	3.4011e-04	3.6294e-04	0.2529	9.5593e-04	( 0.45%)	
Total	0.1343 mW	3.6294e-04 mW	75.5129 uW	0.2102 mW		

# Memory Synthesis Flow ( 4/6 )

## ▶ Step4. (方法二)

- ▶ 輸入指令dv → dv視窗中輸入 source dc.tcl

```
[m113040026@DarkSouls ~/rf_1024x16m8]$ dv
```



```
Design Compiler Graphical
DC Ultra (TM)
DFTMAX (TM)
Power Compiler (TM)
DesignWare (R)
DC Expert (TM)
Design Vision (TM)
HDL Compiler (TM)
VHDL Compiler (TM)
DFT Compiler
Design Compiler(R)

Version U-2022.12 for linux64 - Nov 22, 2022
```

```
dc_shell> gui_start
design_vision>
```




```
Log History
design_vision> source dc.tcl |
```

# Memory Synthesis Flow ( 5/6 )


## ▶ Step4. (方法二)

- ▶ 合成後，File → Read TOP.v
- ▶ 觀察Schematic圖 電路是否有順利加入rf\_1024x16m8




# Memory Synthesis Flow ( 6/6 )


## Step 1.



## Step 2.



## Step 3.



# Memory Gate-level Simulation Flow(1/4)

---

## ▶ 首先需要準備檔案

- ▶ Top\_syn.v (合成後.v檔)
- ▶ testbench.v (tb檔)
- ▶ sc9\_cln40g\_base\_rvt.v & sc9\_cln40g\_base\_rvt\_udp.v(cell library.v)
- ▶ rf\_1024x16m8.v (memory compiler的.v檔)
- ▶ post\_sim.sh

# Memory Gate-level Simulation Flow(2/4)

- ▶ testbench.v 輸入以下程式碼
- ▶ 路徑改成自己的sdf路徑

```
timescale 1ns/1ns
define Period 10
define SDF "/home/m113040026/rf_1024x16m8/dc_out_file/TOP_syn.sdf"

module tb;

reg clk;
reg CEN;
reg WEN;
reg [9:0] A;
reg [15:0] D;
wire [15:0] Q;

always #(`Period/2) clk=~clk;

TOP u0(clk,CEN,WEN,A,D,Q);

initial begin
    $sdf_annotate(`SDF,u0);
end
```

↓

合成的SDF檔

```
initial begin
    clk=0;
    #`Period;
    CEN=0;
    WEN=0; //WR
    D=10;
    A=5;
    #`Period;

    D=11;
    A=8;
    #`Period;

    D=17;
    A=99;
    #`Period;

    D=63;
    A=81;
    #`Period;

    D=77;
    A=89;
    #`Period;

    WEN=1; //RD

    A=5;
    #`Period;

    A=8;
    #`Period;

    A=99;
    #`Period;

    A=81;
    #`Period;

    A=89;
    #`Period;

    $finish;
end
```

# Memory Gate-level Simulation Flow(3/4)

- ▶ 修改 post\_sim.sh檔
- ▶ 指令: source post\_sim.sh


```
vcs -R -error=noMPD -debug_access+all \  
/home/m123040033/HDL/rf_1024x16m8/TB.v \ ← TB檔  
/home/m123040033/HDL/rf_1024x16m8/TOP_syn.v \ ← 合成後.v檔  
/home/m123040033/HDL/rf_1024x16m8/rf_1024x16m8.v \ ← Resigter File.v檔  
  
/cad/CBDK/CBDK_TSMC40_Arm_f2.0/CIC/Verilog/sc9_cln40g_base_rvt_udp.v \  
/cad/CBDK/CBDK_TSMC40_Arm_f2.0/CIC/Verilog/sc9_cln40g_base_rvt.v \  
  
+full64 \  
+access+r +vcs+fsdbon +fsdb+mda +fsdbfile+6adder.fsdb +neg_tchk
```

cell library file

# Memory Gate-level Simulation Flow (4/4)

## ▶ 波型解釋

- ▶ 當 WEN=0 → write 只看 D 的資訊
- ▶ 當 WEN=1 → read 只看 Q 的資訊
- ▶ tb-> Send to Waveform Window -> Run






---

# Vivado BRAM

# Block memory generator(1/6)

- 如果有用到現成的IP，需於此專案重新導入
- IP Catalog -> Block memory generator (inst, in, wgt, out)



# Block memory generator(2/6)

project\_1 - [/home/m083040041/IP/project\_1/project\_1.xpr] - Vivado 2018.3@DarkSouls

File Edit Flow Tools Reports Window Layout View Help Q Quick Access

Flow Navigator PROJECT MANAGER - project\_1

PROJECT MANAGER

- Settings
- Add Sources
- Language Templates
- IP Catalog**

IP INTEGRATOR

- Create Block Design
- Open Block Design
- Generate Block Design

SIMULATION

- Run Simulation

RTL ANALYSIS

- Open Elaborated Design

SYNTHESIS

- Run Synthesis
- Open Synthesized Design

IMPLEMENTATION

- Run Implementation
- Open Implemented Design

PROGRAM AND DEBUG

- Generate Bitstream
- Open Hardware Manager

Sources

- Design Sources
- Constraints
- Simulation Sources
  - sim\_1
- Utility Sources

Hierarchy Libraries Compile Order

IP Properties

Block Memory Generator

Version: 8.4 (Rev. 2)

Interfaces: AXI4

Description: The Xilinx LogiCORE IP Block Memory Generator replaces the Dual Port Block Memory and Single Port Block Memory LogiCOREs, but is not a direct drop-in replacement. It should be used in all new Xilinx designs. The core supports RAM and ROM functions over a wide range of widths and depths. Use this core to generate block memories with symmetric or asymmetric read and write ports.

Project Summary IP Catalog

Cores | Interfaces

Search: Q bram (3 matches)

Name	AXI4	Status	License	VUNV
Vivado Repository				
Embedded Processing				
Memory and Memory Controller				
AXI BRAM Controller	AXI4	Prod...	Includ...	xili...
LMB BRAM Controller	AXI4	Prod...	Includ...	xili...
Memories & Storage Elements				
<b>Block Memory Generator</b>	AXI4	Prod...	Includ...	xili...

Details

Name: **Block Memory Generator**

Version: 8.4 (Rev. 2)

Interfaces: AXI4

Description: The Xilinx LogiCORE IP Block Memory Generator replaces the Dual Port Block Memory and Single Port Block Memory LogiCOREs, but is not a direct drop-in replacement. It should be used in all new Xilinx designs. The core supports RAM and ROM functions over a wide range of widths and depths. Use this core to generate block memories with symmetric or asymmetric read and write port widths, as well as cores which can perform simultaneous write operations to separate locations, and simultaneous read operations from the same location. For more information on differences in interface and feature support between this core and the Dual Port Block Memory and Single Port Block Memory LogiCOREs, please consult the data sheet.

Tcl Console Messages Log Reports Design Runs

Name	Constraints	Status	WNS	TNS	WHS	THS	TPWS	Total Power	Failed Routes	LUT	FF	BRAMS	URAM	DSP	Start	Elapsed	Run Strategy	Report Strategy
synth_1	constrs_1	Not started															Vivado Synthesis Defaults (Vivado Synthesis 2018)	Vivado Synthesis Defaults
impl_1	constrs_1	Not started															Vivado Implementation Defaults (Vivado Implementation 2018)	Vivado Implementation Defaults

啟用 Windows  
移至 [設定] 以啟用 Windows

# Block memory generator(3/6)

The screenshot displays the Xilinx IDE interface for the Block Memory Generator (8.4). The left pane shows the project hierarchy with the file `IN_BANK_0.input_bank_unit: IN_BA` selected. The middle pane shows the Verilog code for the `IN_BANK_2P_128x444` module, which includes parameters for `ADDR_BW`, `Burst`, and `DATA_BW`. The right pane shows the Block Memory Generator configuration window, where the `Component Name` is `in_bram_sdp`, the `Interface Type` is `Native`, and the `Memory Type` is `Simple Dual Port RAM`. The `Common Clock` checkbox is unchecked, with a note "不要打勾" (Don't check). The `ECC Options` are set to `No ECC` and `Single Bit Error Injection`. The `Write Enable` options are `Byte Write Enable` and `Byte Size (bits)` is `9`. The `Algorithm Options` are set to `Minimum Area` and `Primitive` is `8kx2`. A callout box indicates the addition of `BRAM_PORTA` and `BRAM_PORTB` to the code.

**Block Memory Generator (8.4) Configuration:**

- Component Name: `in_bram_sdp`
- Interface Type: `Native`
- Memory Type: `Simple Dual Port RAM`
- ☐ Common Clock (不要打勾)
- ECC Type: `No ECC`
- ☐ Error Injection Pins: `Single Bit Error Injection`
- Write Enable:
  - ☐ Byte Write Enable
  - Byte Size (bits): `9`
- Algorithm Options:
  - Defines the algorithm used to concatenate the block RAM primitives. Refer datasheet for more information.
  - Algorithm: `Minimum Area`
  - Primitive: `8kx2`

**Verilog Code Snippet:**

```
module IN_BANK_2P_128x444 #(
    parameter ADDR_BW = 9,
    parameter Burst = 8,
    parameter DATA_BW = 16
) (
    input clk,
    input rst,
    input [ADDR_BW-1:0] waddr,
    input [ADDR_BW-1:0] raddr,
    input wen,
    input ren,
    input [Burst*DATA_BW-1:0] wdata,
    output [Burst*DATA_BW-1:0] rdata
);

// FPGA Block RAM
`ifdef FPGA
    in_bram_sdp u_in_bram_sdp
        .clk_a (clk), // input wire clk_a
        .ena (wen), // input wire ena
        .wea (wen), // input wire [0 : 0] wea
        .addra (waddr), // input wire [8 : 0] addra
        .dina (wdata), // input wire [127 : 0] dina

```

# Block memory generator(4/6)

The screenshot displays the Vivado IDE interface. On the left, the code editor shows the instantiation of the `INST_BANK_S16x512 #0` block. The configuration window on the right, titled "Block Memory Generator (8.4)", shows the "Port A Options" tab. The "Memory Size" section is highlighted with a red box, showing "Port A Width" set to 64 and "Port A Depth" set to 512. A blue arrow points from the code to the configuration window.

Code snippet from the code editor:

```
905 .wen (wen),  
906 .addr (inst_addr),  
907 .winst (winst),  
908 .rinst (rinst)  
909 );  
910 endmodule  
911  
912 module INST_BANK_S16x512 #0  
913 parameter INST_DATA_BW = 64,  
914 parameter INST_ADDR_BW = 9  
915 ) (  
916 input clk,  
917 input rst,  
918 input cen,  
919 input wen,  
920 input [INST_ADDR_BW-1:0] addr,  
921 input [INST_DATA_BW-1:0] winst,  
922 output [INST_DATA_BW-1:0] rinst  
923 );  
924  
925 // FPGA Block RAM  
926  
927 // FPGAs  
928 ifdef FPGAs  
929 inst_bram_sp u_inst_bram_sp (  
930 .clka (clk), // input wire clka  
931 .ena (cen), // input wire ena  
932 .wea (wen), // input wire [0 : 0] wea  
933 .addra (addr), // input wire [9 : 0] addra  
934 .dina (winst), // input wire [31 : 0] dina  
935 );  
936
```

Configuration window settings:

- Component Name: inst\_bram\_sp
- Port A Options:
  - Memory Size:
    - Port A Width: 64 (Range: 1 to 4608 (bits))
    - Port A Depth: 512 (Range: 2 to 1048576)
  - Operating Mode: No Change
  - Enable Port Type: Use ENA Pin

\*\*\*請注意Vivado BRAM 的cen和wen  
與Memory Compiler的CEN和WEN 致能(Enable)訊號是相反的  
舉例來說:Memory Compiler 的CEN 0:Enable 1:Disable  
Vivado BRAM 的CEN 0:Disable 1:Enable

# Block memory generator(5/6)

Customize IP@DarkSouls

## Block Memory Generator (8.4)

Documentation IP Location Switch to Defaults

### IP Symbol

### Power Estimation

☐ Show disabled ports

+ BRAM\_PORTA  
+ BRAM\_PORTB

Component Name inst\_bram\_sp

### Basic

### Port A Options

### Port B Options

### Other Options

### Summary

#### Memory Size

Port B Width 64

Port B Depth : 512

The Width and Depth values are used for Read Operation in Port B

Operating Mode Write First

Enable Port Type Use ENB Pin

#### Port B Optional Output Registers

☐ Primitives Output Register

☐ Core Output Register

☐ SoftECC Output Register

☐ REGCEB Pin

☐ Enable ECC PIPE

#### Port B Output Reset Options

☐ RSTB Pin (set/reset pin)

Output Reset Value (Hex) 0

☐ Reset Memory Latch

Reset Priority CE (Latch or Register Enable)

#### READ Address Change B

☐ Read Address Change B

OK

Cancel

54

啟月

# Block memory generator(6/6)



Check檔名,範例應是  
inst\_bram\_sp.xci

選Global

# BRAM single port example (1/10)

- ▶ 使用前面flow 範例的TOP.v 與 tb.v作為範例
- ▶ Step1.匯入TOP.v 以及tb.v後由於範例取名是rf\_1024x16m8，且vivado是BRAM與無mux選擇(改rf名稱可做可不做)

```
1 module TOP(clk,CEN,WEN,A,D,Q);
2   input clk;
3   input CEN;
4   input WEN;
5   input [9:0] A;
6   input [15:0] D;
7   output [15:0] Q;
8   rf_1024x16m8 umem0(
9     .CENY(), //output
10    .WENY(), //output
11    .AY(), //output
12    .DY(), //output
13    .Q(Q), //output
14
15    .CLK(clk), //input
16    .CEN(CEN), //input
17    .WEN(WEN), //input
18    .A(A), //input
19    .D(D), //input
20    .EMA(3'd0), //input
21    .EMAW(2'd0), //input
22    .EMAS(1'd0), //input
23    .TEN(1'd1), //input
24    .BEN(1'd1), //input
25    .TCEN(1'd1), //input
26    .TWEN(1'd1), //input
27    .TA(10'd0), //input
28    .TD(16'd0), //input
29    .TQ(16'd0), //input
30    .RETIN(1'd1), //input
31    .STOV(1'd0) //input
32 );
```

改名前

```
1 module TOP(clk,CEN,WEN,A,D,Q);
2   input clk;
3   input CEN;
4   input WEN;
5   input [9:0] A;
6   input [15:0] D;
7   output [15:0] Q;
8   bram_1024x16 umem0(
9     .CENY(), //output
10    .WENY(), //output
11    .AY(), //output
12    .DY(), //output
13    .Q(Q), //output
14
15    .CLK(clk), //input
16    .CEN(CEN), //input
17    .WEN(WEN), //input
18    .A(A), //input
19    .D(D), //input
20    .EMA(3'd0), //input
21    .EMAW(2'd0), //input
22    .EMAS(1'd0), //input
23    .TEN(1'd1), //input
24    .BEN(1'd1), //input
25    .TCEN(1'd1), //input
26    .TWEN(1'd1), //input
27    .TA(10'd0), //input
28    .TD(16'd0), //input
29    .TQ(16'd0), //input
30    .RETIN(1'd1), //input
31    .STOV(1'd0) //input
32 );
```

改名後



# BRAM single port example (2/10)

- ▶ Step2.點選IP Catalog找Memories &Storage Elements
- ▶ 點RAMs &ROMs &BRAM裡的Block Memory Generator

The screenshot displays the Xilinx IDE interface. On the left is the 'Settings' sidebar with options like 'Add Sources', 'Language Templates', 'IP Catalog', 'IP INTEGRATOR', 'SIMULATION', 'RTL ANALYSIS', and 'SYNTHESIS'. The main workspace is divided into three panes. The top pane, 'Sources', shows a project hierarchy with 'Design Sources (1)' containing 'TOP (TOP.v) (1)' and 'umem0 : xil\_defaultlib.rf\_1024x16m8'. The bottom-left pane, 'IP Properties', shows the 'Block Memory Generator' with 'Version: 8.4 (Rev. 2)' and 'Interfaces: AXI4'. The right pane, 'IP Catalog', shows a search for 'Q-' and a list of IP blocks. The 'Memories & Storage Elements' category is expanded, showing 'ECC', 'FIFOs', 'Memory Interface Generators', 'RAMs & ROMs', and 'RAMs & ROMs & BRAM'. The 'Block Memory Generator' is selected, showing 'AXI4' interface, 'Prod...' status, 'Included' license, and 'xilin...' vendor.

Name	AXI4	Status	License	VLNV
> Digital Signal Processing				
> Embedded Processing				
> FPGA Features and Design				
> Kernels				
> Math Functions				
> Memories & Storage Elements				
ECC		Prod...	Included	xilin...
> FIFOs				
> Memory Interface Generators				
> RAMs & ROMs				
Distributed Memory Generator		Prod...	Included	xilin...
> RAMs & ROMs & BRAM				
Block Memory Generator	AXI4	Prod...	Included	xilin...
> Partial Reconfiguration				

# BRAM single port example (3/10)

- ▶ Step3. 名稱取你TOP.v memory名稱
- ▶ Type由於此範例是single port 所以選single port

Block Memory Generator (8.4)

Documentation IP Location Switch to Defaults

Component Name

IP Symbol Power Estimation

☐ Show disabled ports

Basic Port A Options Other Options Summary

Interface Type Native ☐ Generate address interface w

Memory Type Single Port RAM ☐ Common Clock

ECC Options Simple Dual Port RAM Select the Common Clock opti  
inputs are driven by the same c

ECC Type True Dual Port RAM

☐ Error Injection

Write Enable

☐ Byte Write Enable

Byte Size (bits) 9

Algorithm Options

Defines the algorithm used to concatenate the block RAM primitives.  
Refer datasheet for more information.

Algorithm Minimum Area

Primitive 8x2

|| + BRAM\_PORTA

範例TOP.v的memory 名稱叫做bram\_1024x16

# BRAM single port example (4/10)

- ▶ Step4.Port A Options的Width 與depth為16與1024
- ▶ 若是Dual port 則有Port B要設定，都好了按OK

IP Symbol | Power Estimation

☐ Show disabled ports

Component Name: bram\_1024x16

Basic | **Port A Options** | Other Options | Summary

**Memory Size**

Write Width: 16 (Range: 1 to 4608 (bits))

Read Width: 16

Write Depth: 1024 (Range: 2 to 1048576)

Read Depth: 1024

Operating Mode: Write First | Enable Port Type: Use ENA Pin

**Port A Optional Output Registers**

☐ Primitives Output Register 不要打勾 ☐ Core Output Register

☐ SoftECC Input Register ☐ REGCEA Pin

**Port A Output Reset Options**

☐ RSTA Pin (set/reset pin) | Output Reset Value (Hex): 0

☐ Reset Memory Latch | Reset Priority: CE (Latch or Register Enable)


**READ Address Change A**

☐ Read Address Change A

|| + BRAM\_PORTA

# BRAM single port example (5/10)

## ► Step5.選Global 按Generate



# BRAM single port example (6/10)

- ▶ Step6.點bram旁邊的>，跑出Show IP Hierarchy並按OK。



點這個

The screenshot shows the Vivado Project Manager interface. On the left, the 'Sources' pane is open, displaying a tree view of the project files. The 'Design Sources' folder is expanded, showing 'TOP (TOP.v) (1)' and 'bram\_1024x16 (bram\_1024x16.xci)'. The 'bram\_1024x16' file is selected, and a red box highlights the expand icon (a right-pointing arrow) next to it. Below the Sources pane is the 'Source File Properties' pane, which shows the selected file 'bram\_1024x16.xci' and a checkbox labeled 'Enabled' which is checked. On the right, the 'Project Summary' pane is open, showing the project path 'C:/Users/5015\_best\_computer/Desktop/Vivado\_mem/TOP.v'. Below this, the Verilog code for the 'TOP' module is displayed. The code includes inputs for 'clk', 'CEN', 'WEN', 'A' (9:0), and 'D' (15:0), and an output 'Q' (15:0). It instantiates the 'bram\_1024x16' IP block with various configuration parameters. A 'Show IP Hierarchy' dialog box is overlaid on the code pane, asking 'OK to Show IP Hierarchy?' and providing a warning: 'For large IPs, this may slow down source hierarchy updates.' There is a checkbox for 'Don't show this dialog again' and 'OK' and 'Cancel' buttons.

```
1 module TOP(clk,CEN,WEN,A,D,Q);
2   input clk;
3   input CEN;
4   input WEN;
5   input [9:0] A;
6   input [15:0] D;
7   output [15:0] Q;
8   bram_1024x16 umem0(
9     .CENY(), //output
10    .WENY(), //output
11    .AY(),
12    .DY(),
13    .Q(Q),
14    .CLK(clk),
15    .CEN(CEN),
16    .WEN(WEN),
17    .A(A),
18    .D(D),
19    .EMA(),
20    .EMAW(2'd0), //input
```


# BRAM single port example (7/10)

- ▶ Step7.打開bram1024x16.vhd查看接腳名稱並把TOP.v的接腳更改



# BRAM single port example (8/10)

- ▶ Step8.修改完成後可以看到TOP底下有bram了。
- ▶ CEN、WEN加反相(~)由於vivado與memory compiler的active是相反的，或是要改tb電路控制不用~也行。




The screenshot displays the Vivado IDE interface. On the left, the 'Sources' window shows the project hierarchy under 'Design Sources (1)'. It includes 'TOP (TOP.v) (1)', which contains 'umem0: bram\_1024x16 (bram\_1024x16.xci) (1)'. This block instance contains 'bram\_1024x16 (bram\_1024x16\_arch) (bram\_1024x16)' and is associated with 'U0: blk\_mem\_gen\_v8\_4\_2(xilinx)'. Below this, 'Constraints', 'Simulation Sources (1)' (containing 'sim\_1 (1)'), and 'Utility Sources' are listed. The 'Hierarchy' tab is selected at the bottom of the Sources window.

On the right, the 'Project Summary' window shows the 'TOP.v' file. The code defines a module 'TOP' with inputs 'clk', 'CEN', 'WEN', 'A', 'D', and 'Q'. The output 'Q' is connected to 'douta(Q)' of the 'bram\_1024x16' block. The 'ena' and 'wea' inputs of the block are connected to '~CEN' and '~WEN' respectively, which are marked as inputs in the code. The 'addra' and 'dina' inputs are connected to 'A' and 'D'. The 'endmodule' statement is highlighted in yellow.

```
1 module TOP(clk,CEN,WEN,A,D,Q);
2   input clk;
3   input CEN;
4   input WEN;
5   input [9:0] A;
6   input [15:0] D;
7   output [15:0] Q;
8   bram_1024x16 umem0(
9     .douta(Q),//output
10    .clka(clk),//input
11    .ena(~CEN),//input
12    .wea(~WEN),//input
13    .addra(A),//input
14    .dina(D) //input
15  );
16 endmodule
```

# BRAM single port example (9/10)

## ► Step9. Run Behav Simulation結果





# BRAM single port example(10/10)

- ▶ Step10. 之後流程與之前vivado 的ppt一樣
- ▶ 跑Synthesis->設xdc->跑完Post-imp
- ▶ 出來的Post-imp波行與Uiltization

