SRM INSTITUTE OF SCIENCE AND TECHNOLOGY COLLEGE OF SCIENCE AND HUMANITIES DEPARTMENT OF COMPUTER APPLICATIONS



PRACTICAL RECORD NOTE

STUDENT NAME	:	
REGISTER NUMBER	:	
CLASS	:	Section:
YEAR & SEMESTER	:	
SUBJECT CODE	:	
SUBJECT TITLE	:	



SRM INSTITUTE OF SCIENCE AND TECHNOLOGY COLLEGE OF SCIENCE AND HUMANITIES DEPARTMENT OF COMPUTER APPLICATIONS

SRM Nagar, Kattankulathur – 603 203


CERTIFICATE


Certified to be the bonafide record of p	practical work done by
	erNo
of BCA Degree course for UCA2010IJ DIGITAL LOGI	C FUNDAMENTALS in the
Computer lab in SRM Institute of Science and Technol	logy during the academic
year 2022-2023.	
Staff In-charge	Head of the Department
Submitted for Semester Practical Examination held on	·
Intomal Examinar	Extamal Examinar
Internal Examiner	External Examiner

INDEX

S.No	TITLE OF THE EXPERIMENT	Page No.	Staff Sign.
	LOGIC GATES		
1.	Simple Logic Circuit		
2.	NOR Gate		
3.	AND Gate		
4.	Inverter		
5.	3 input Logic Gate		
	MINIMIZATION		
6.	De – Morgan's Law		
7.	Simple Boolean Expression		
8.	Boolean Expression with NOR – NOR Gate		
9.	Commutative Property		
10.	Boolean Expression with AND – OR Gate		
	COMBINATIONAL CIRCUIT		
11.	Subtractor circuit		
12.	2 to 4 Decoder		
13.	Full Adder		
14.	Parallel Adder		
15.	4 to 1 Multiplexer		

S.No	TITLE OF THE EXPERIMENT	Page No.	Staff Sign.
16.	1 to 4 Demultiplexer		
	KARNAUGH MAP		
17.	Simplify the Boolean Function 1		
18.	Simplify the Boolean Function 2		
19.	Reduce Sum of Products 1		
20.	Reduce Sum of Products 2		
21.	Reduce Sum of Products 3		
22.	Reduce Sum of Products 4		
23.	Reduce Sum of Products with Don't Care conditions.		
24.	Reduce Sum of Products 5		
25.	Reduce Sum of Products 6		
26.	Reduce Sum of Products 7		
	FLIP FLOPS		
27.	SET – RESET Flip Flop		
28.	JK Flip Flop		
29.	D Flip Flop		
30.	T Flip Flop		
31.	Clocked SET – RESET		
32.	Serial – In Parallel-Out		





EX: 1 DATE:

AIM:

Design a digital logic gate that returns 'HIGH' again when Any of its inputs are at a logic level "HIGH".


OR GATE:

OR gate performs logical addition. If anyone input signal is high, the output signal goes high. The output is low only when all the inputs are low.

TRUTH TABLE:

A	В	Output		
0	0	0		
0	1	1		
1	0	1		
1	1	1		

CIRCUIT DIAGRAM:



TEST CASES:

Test Case 1 Test Case 3 Input Input 0 1 0 0 **Expected Output Expected Output Test Case 2 Test Case 4** Input Input 1 1 10 **Expected Output Expected Output**

RESULT:

EX: 2 DATE:

AIM:

Design a two input NOR gate and verify its functions.


NOR GATE:

NOR is complement of OR gate. The output of NOR gate is low if any of the inputs are high. The output is high only when all its inputs are low. The symbol is an OR gate with a small circle on the output.

TRUTH TABLE:

A	В	Output		
0	0	1		
0	1	0		
1	0	0		
1	1	0		

CIRCUIT DIAGRAM:



TEST CASES:

 Test Case 1
 Test Case 3

 Input
 Input

 0 0
 1 0

 Expected Output
 Expected Output

 1
 0

Test Case 2
Input
O 1
Expected Output
O
Test Case 4
Input
1 1
Expected Output
O

RESULT:

EX: 3 DATE:

AIM:

Design a two input AND gate and verify its functions.


AND GATE:

NOR is complement of OR gate. The output of NOR gate is low if any of the inputs are high. The output is high only when all its inputs are low. The symbol is an OR gate with a small circle on the output.

TRUTH TABLE:

A	В	Output	
0	0	0	
0	1	0	
1	0	0	
1	1	1	

CIRCUIT DIAGRAM:



TEST CASES:

Test Case 1 Test Case 3 Input Input 0 0 10 **Expected Output Expected Output Test Case 2 Test Case 4** Input Input 0 1 $1\bar{1}$ **Expected Output Expected Output**

RESULT:

EX: 4 DATE:

AIM:

Design a single input inverter and verify its results.


NOT GATE (INVERTER):

A NOT gate is basically a single input device. The output of a NOT gate is high when the input is low and the output is low when the input is high. That is, the output is the complement or inverse of the input. Hence it is also known as inverter.

TRUTH TABLE:

Input	Output
0	1
1	0

CIRCUIT DIAGRAM:



TEST CASES:

Test Case 1	Test Case 2
	Input
Input	1
0	Expected Output
Expected Output	
1	U


RESULT:

EX: 5 DATE:

AIM:

Design a three input digital logic gate that returns "LOW" only when all of its inputs are at a logic level "HIGH".

CIRCUIT DIAGRAM:




TEST CASES:

Test Case 1
Input
101
Expected Output

Test Case 2
Input
1 1 1
Expected Output
0

RESULT:



EX: 6 DATE:


AIM:

Implement the De Morgan's Law of Boolean Algebra.

De Morgans Law

De Morgans Law states that the complements of the sums of all the terms are equal to the products of the complements of each and every term.

CIRCUIT DIAGRAM:



TEST CASES:

Test Case 3 Test Case 1 Input Input 0 0 10 **Expected Output Expected Output Test Case 2 Test Case 4** Input Input 0 1 1 1 **Expected Output Expected Output**


RESULT:

EX: 7 DATE:

AIM:

Draw the logic diagram for the following for the following expression F=BC' +AC using NAND and NAND Logic.

CIRCUIT DIAGRAM:



TEST CASES:

Test Case 1
Input
0 0 0
Expected Output

Test Case 2
Input
0 1 0

Expected Output

1

Test Case 3
Input
0 0 1
Expected Output

Test Case 4
Input
1 1 1
Expected Output
1


RESULT:

EX: 8 DATE:

AIM:

Implement the Boolean function with logic NOR- NOR for the function F = (A'+B)C

CIRCUIT DIAGRAM:



TEST CASES:

Test Case 1 Input 0 1 1

Expected Output

1

Test Case 2
Input
1 0 1
Expected Output

Test Case 3 Input 0 0 1

Expected Output

Test Case 4
Input
1 1 0
Expected Output

RESULT:

EX: 9 DATE:

AIM:

Implement the commutative property of Boolean Algebra.


COMMUTATIVE LAW:

Commutative law states that changing the sequence of the variables does not have any effect on the output of a logic circuit.

$$x + y = y + x$$

$$x \cdot y = y \cdot x$$

CIRCUIT DIAGRAM:



TEST CASES:

Test Case 1
Input
O 1
Expected Output
1
Test Case 2
Test Case 4
Input
Input
Input
Input
Input
Input
Input
Input
Input

Test Case 4
Input
O 0
Input
Expected Output
Expected Output
O
I

RESULT:


EX: 10 DATE:

AIM:

Draw the logic diagram for the following expression using AND & OR Logic.

F = A'B'+A'C+B'C

CIRCUIT DIAGRAM:



TEST CASES:

Test Case 1
Input

1 0 1

Expected Output

1

Test Case 2

Input

1 1 0

Expected Output

0

Test Case 3

Input

0

Expected Output

0

Test Case 4


Input

0

Expected Output

0

RESULT:



EX: 11 DATE:

AIM:

Design the subtractor circuit that has 2 half subtractor circuits

FULL SUBTRACTOR:

A full subtractor performs subtraction operation on two bits, a minuend 'A' and a subtrahend 'B', and also takes into consideration whether a 1 has already been borrowed by the previous adjacent lower minuend bit or not 'C'. Hence, there are three bits to be handled at the input of a full subtractor, namely the two bits to be subtracted and a borrow bit. There are two outputs, namely the DIFFERENCE 'D' and the BORROW 'Bo'. The BORROW output bit tells whether the minuend bit needs to borrow from the next possible higher minuend bit.


TRUTH TABLE:

	Input		Outp	ut
Α	В	С	Difference	Borrow
0	0	0	0	0
0	0	1	1	1
0	1	0	1	1
0	1	1	0	1
1	0	0	1	0
1	0	1	0	0
1	1	0	0	0
1	1	1	1	1

Difference (D) = $A \oplus B \oplus C$

Borrow (Bo) = $(A \oplus B)$ ' C + A'B

CIRCUIT DIAGRAM:



TEST CASES:

Test Case 1 Input

 $1 \, \bar{0} \, 0$

Expected Output

difference = 1

borrow = 0

Test Case 2

Input

1 1 0

Expected Output

difference = 0

borrow = 0

Test Case 3

Input

001

Expected Output

difference = 1

borrow = 1

Test Case 4

Input

 $0 \, \bar{0} \, 0$

Expected Output

difference = 0

borrow = 0

RESULT:

EX: 12 DATE:

AIM:

Implement 2 to 4 binary Decoder using logic gates

Note:

Inputs are E(Enable), A, B


DECODER:

A decoder is a combinational circuit that converts binary information from n input lines to a maximum of 2^n unique output lines. Given a binary code of n bits, a decoder will tell which code is this out of the 2^n possible output lines.

TRUTH TABLE OF 2-TO-4 LINE DECODER:

E	A	В	\mathbf{D}_{0}	\mathbf{D}_1	$\mathbf{D_2}$	D ₃
0	X	X	1	1	1	1
1	0	0	0	1	1	1
1	0	1	1	0	1	1
1	1	0	1	1	0	1
1	1	1	1	1	1	0

CIRCUIT DIAGRAM:



TEST CASES:

Test Case 1 Input 1 0 0 Expected Output 0 1 1 1

Test Case 2 Input 1 1 0 Expected Output 1 1 0 1 Test Case 3
Input
1 0 1
Expected Output
1 0 1 1

Test Case 4
Input
1 1 1
Expected Output
1 1 1 0

RESULT:

EX: 13 DATE:

AIM:

Design the Full Adder circuit using two half adder circuits

FULL ADDER:

A full adder is a combinational circuit that forms the arithmetic sum of three input bits. It consists of 3 inputs and 2 outputs. Two of the input variables, represent the significant bits to be added. The third input represents the carry from previous lower significant position. The output variables represent Sum and Carry


TRUTH TABLE:

Inputs		О	utputs	
A	В	Cin	Sum (S)	Carry (Cout)
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Sum (S) = $A \oplus B \oplus Cin$

Carry (Cout) = ($A \oplus B$) Cin + AB

CIRCUIT DIAGRAM:



TEST CASES:

Test Case 1

Input

101

Expected Output

sum = 0

carry = 1

Test Case 3

Input

0 0 0

Expected Output

sum=0

carry=0

Test Case 2

Input

1 1 1

Expected Output

sum = 1

carry = 1

Test Case 4

Input

0 1 1

Expected Output

sum=0

carry=1

RESULT:

EX: 14 DATE:


AIM:

Design a combinational circuit of 4 bit Parallel Adder using full adders

BINARY PARALLEL ADDER:

A binary parallel adder is a digital circuit that adds two binary numbers and produces the arithmetic sum of those numbers in parallel form. It can be constructed with full adders connected in cascade with the output carry form each full adder connected to the input carry of the next full adder in the chain.

CIRCUIT DIAGRAM:



Test Cases:

Test	Case	1				
Input						

A=0 0 0 0 B=0 0 0 1

Expected Output

S=0 0 0 1

Test Case 2

Input

A=0 0 1 0 B=0 0 0 1

Expected Output

S=0 0 1 1

Test Case 3

Input

A=1 0 1 0 B=0 1 0 1

Expected Output

 $S=1 \ 1 \ 1 \ 1$

Test Case 4

Input

A=1 0 1 0 B=0 0 0 1

Expected Output

S=1 0 1 1

RESULT:

EX: 15 DATE:

AIM:

Design a 4 to 1 Line Multiplexer circuit using logic gates


4 to 1 Line MULTIPLEXER:

4x1 Multiplexer has four data inputs D3, D2, D1 & D0, two selection lines S1 & S0 and one output Y

TRUTH TABLE:

Selection Inputs		Output	
S1	S2	Y	
0	0	D0	
0	1	D1	
1	0	D2	
1	1	D3	

CIRCUIT DIAGRAM:



TEST CASES:

Test Case 1
Input
0 X X
Expected Output

0

Test Case 2
Input
1 0 0
Expected Output
D0

Test Case 3
Input
1 0 1
Expected Output
D1

Test Case 4
Input
1 1 0
Expected Output
D2

RESULT:

EX: 16 DATE:

AIM:

Implement 1:4 DeMultiplexer Use Input as Q, S1, S2 and Outputs are D0,D1,D2,D3


1:4 DeMULTIPLEXER:

1:4 DeMultiplexer has single input, '2' selection lines and 4 outputs. The input will be connected to one of these outputs based on the values of selection lines

TRUTH TABLE:

Selection Inputs		Outputs			
S1	S2	D3	D2	D1	D0
0	1	0	0	0	Q
0	1	0	0	Q	0
1	0	0	Q	0	0
1	1	Q	0	0	0

CIRCUIT DIAGRAM:



TEST CASES:


Test Case 1
Input
X X X
Expected Output
0 0 0 0

Test Case 2
Input
0 0 0
Expected Output
0 0 0 0

Test Case 3
Input
1 0 0
Expected Output
1 0 0 0

Test Case 4
Input
1 1 1
Expected Output
0 0 0 1

RESULT:



EX: 17 DATE:


AIM:

simplify the following Boolean function, $f(X,Y,Z) = \pi m(0,1,2,4)$ using K-map.

SIMPLIFICATION USING K-MAP:

	Y'Z'	Y'Z	YZ	YZ'
X'	0	1	3	2
X	4	5	7	6

CIRCUIT DIAGRAM:



TEST CASES:

Test Case 1 Input X=0,Y=0,Z=0Expected Output

out=0

Test Case 2 Input X=0,Y=1,Z=0 Expected Output

out=0

Test Case 3 Input X=0,Y=1,Z=1Expected Output out=1

Test Case 4
Input
X=1,Y=1,Z=1
Expected Output
out=1

RESULT:

EX: 18 DATE:


AIM:

simplify the following Boolean function, $f\left(W,X,Y,Z\right) = W\,\overline{X}\,\overline{Y} + WY + \,\overline{W}\,Y\overline{Z}$ using K-map.

SIMPLIFICATION USING K-MAP:

	Y'Z'	Y'Z	YZ	YZ'
w'x'	0	1	3	2
w'x	4	5	7	6
wx	12	13	15	14
wx'	8	9	11	10

CIRCUIT DIAGRAM:



TEST CASES:

Test Case 1
Input
W=L,X=L,Y=L,Z=L
Expected Output
OUT=L

Test Case 2
Input
W=L,X=H,Y=L,Z=H
Expected Output
OUT=L

Test Case 3
Input
W=L,X=H,Y=H,Z=L
Expected Output
OUT=H

Test Case 4
Input
W=H,X=H,Y=H,Z=H
Expected Output
OUT=H

RESULT:

EX: 19 DATE:

AIM:


Find the reduced Sum of Products using K-Map.

$$x = F(A,B,C,D) = \sum (0,1,2,5,8,9,10)$$

SIMPLIFICATION USING K-MAP:

	C'D'	C'D	CD	CD'
A'B'	0	1	3	2
A'B	4	5	7	6
AB	12	13	15	14
AB'	8	9	11	10

CIRCUIT DIAGRAM:



TEST CASES:

Test Case 1
Input
HHHH
Expected Output

Expected Output

L

Test Case 2 Input LLLL

Expected Output

Η

Test Case 3

Input HHLL

Expected Output

I

Test Case 4
Input
LLHH

Expected Output

L

RESULT:


EX: 20 DATE:

AIM:

Simplify the following function.

$$x = F(w,x,y,z) = \sum_{i=1}^{n} (0,1,2,4,5,6,8,9,12,13,14)$$

	Y'Z'	Y'Z	YZ	YZ'
w'x'	0	1	3	2
w'x	4	5	7	6
wx	12	13	15	14
wx'	8	9	11	10



TEST CASES:

Test Case 1
Input
HHHH
Expected Output

Test Case 2
Input
LLLL
Expected Output
H

Test Case 3
Input
HHLL
Expected Output

Test Case 4
Input
LLHH
Expected Output
L

RESULT:

EX: 21 DATE:

AIM:


Reduce the following function

$$x\big(A,B,C\big) = \overline{\sum} m\big(0,1,3,7\big) + \overline{\sum} d\big(2,5\big)$$

SIMPLIFICATION USING K-MAP:

	B'C'	B'C	BC	BC'
A'	0	1	3	2
A	4	5	7	6

CIRCUIT DIAGRAM:



TEST CASES:

Test Case 1 Test Case 3 Input Input HHH HLH

Expected Output Expected Output

Test Case 2 Test Case 4 Input Input LLL LHL

Expected Output Expected Output Η Η


RESULT:

EX: 22 DATE:

AIM:

Reduction in K-map
$$f\left(A,B,C,D\right) = \overline{AB}D + AB\overline{CD} \\ + \overline{A}BD + ABC\overline{D}$$

	C'D'	C'D	CD	CD'
A'B'	0	1	3	2
A'B	4	5	7	6
AB	12	13	15	14
AB'	8	9	11	10



TEST CASES:

Test Case 1 Input HHHH **Expected Output**

Test Case 2 Input LLLL L

Expected Output

Test Case 3

Input HHLL

Expected Output

Test Case 4 Input LLHH

Expected Output

Η

RESULT:


EX: 23 DATE:

AIM:

Draw the reduced logic diagram for

$$f(A,B,C,D) = \sum_{m} m(5,6,7,12,13) + \sum_{m} d(4,9,14,15)$$

	C'D'	C'D	CD	CD'
A'B'	0	1	3	2
A'B	4	5	7	6
AB	12	13	15	14
AB'	8	9	11	10



TEST CASES:

Test Case 1

Input

L

Expected Output

L

Test Case 2

Input

Η

Expected Output

Η

RESULT:


EX: 24 DATE:

AIM:

Reduce the following function using K-Map

$$x = \sum_{m=0}^{\infty} m(0,1,4,8,9,10)$$

	C'D'	C'D	CD	CD'
A'B'	0	1	3	2
A'B	4	5	7	6
АВ	12	13	15	14
AB'	8	9	11	10



TEST CASES:

Test Case 1
Input
HHHH

Expected Output

L

Test Case 2 Input LLLL

Expected Output

Η

Test Case 3

Input HHLL

Expected Output

Τ,

Test Case 4

Input LLHH

Expected Output

L

RESULT:

EX: 25 DATE:

AIM:


Reduce the following function

$$x(A,B,C) = \sum m(0,1,3,7) + \sum d(2,5)$$

SIMPLIFICATION USING K-MAP:

	B'C'	B'C	BC	BC'
A'	0	1	3	2
		-	3	
A				
	4	5	7	6

CIRCUIT DIAGRAM:



TEST CASES:

Η

Η

Test Case 1
Input
HHH
Expected Output

Test Case 2
Input
LLL
LHL
LHL

Expected Output Expected Output

Test Case 3

Expected Output

Input

HLH

Η

Η

RESULT:


EX: 26 DATE:

AIM:

Find the reduced Sum of Products

$$f(A,B,C,D) = \sum m(1,3,7,11,15) + \sum d(0,2,4)$$

	C'D'	C'D	CD	CD'
A'B'	0	1	3	2
A'B	4	5	7	6
AB	12	13	15	14
AB'	8	9	11	10



TEST CASES:

Test Case 1
Input
HHHH

Expected Output

Η

Test Case 2 Input LLLL

Expected Output


Η

Test Case 3
Input
HHLL
Expected Output
L

Test Case 4
Input
LLHH
Expected Output

H

RESULT:



EX: 27 DATE:

AIM:

Construct Set-Reset flip flop without using clock.

HINT:


Inputs -S, R Outputs - Q, Q'

SR FLIP FLOP WITHOUT CLOCK:

The SR Flip flop without clock or SR latch is a circuit with two cross-coupled NOR gates or two cross-coupled NAND gates, and two inputs labeled S for set and R for reset.

TRUTH TABLE:

	Inputs	Out	puts	Remarks	
S	R	Q(t+1)	Q'(t+1)		
0	0	Q(t)	Q'(t)	No Change	
0	1	0	1	Reset	
1	0	1	0	Set	
1	1	0	0	Invalid	



TEST CASES:

Test Case 1 Input 1 0 Expected Output 0 1

Test Case 2 Input 1 1 Expected Output 0 0 Test Case 3 Input 0 1 Expected Output 1 0

RESULT:

EX: 28 DATE:

AIM:

James task is to draw a circuit diagram for JACK KILBY flipflop help him to construct the diagram.


Hint: Input would be of clock, J and K. Output Q and Q'

JK FLIPFLOP:

JK Flip-flop is a refinement of RS Flip-flop. JK Flip-flop defines the indeterminate state of RS Flip-flop. The inputs are labeled J and K in honor of the inventor of the device, 'Jack Kilby'. The behavior of inputs J and K is same as the S and R inputs of the S-R flip flop. The JK Flip-flop includes SR latch, two 3-input AND gates and clock pulse. The outputs of the flip flop are returned back as a feedback to the inputs of the AND along with other inputs.

TRUTH TABLE:

	Inputs		Output	Domontra
CLK	J	K	Q(t+1)	Remarks
0	X	X	Q(t)	No Change
1	0	0	Q(t)	No Change
1	0	1	0	Reset
1	1	0	1	Set
1	1	1	Q'(t)	Toggle



TEST CASES:

Test Case 1

Input

1 0

Expected Output

1

Test Case 2

Input

0 1

Expected Output

0

Test Case 3

Input

0 0

Expected Output

NO CHANGE

Test Case 4

Input

1 1

Expected Output

TOGGLE

RESULT:

EX: 29 DATE:

AIM:

Srini requires a Delay in his Flipflop help him to build that module using logic gates only.


D FLIPFLOP:

D Flip-flop is basically an RS flip-flop with an inverter in the R input. D input goes directly to S input and complement of D goes to R input of RS flip-flop. D Flip-flop is known as Delay or Data Flip-flop because of its ability to transfer/delay 'data' into flip-flop.

TRUTH TABLE:

In	puts	Output
CLK D		Q(t+1)
0	X	Q(t)
1	0	0
1	1	1

CIRCUIT DIAGRAM:



TEST CASES:

Test Case 1
Input
O
Input
O
Expected Output
O
1

Expected Output
O
1

RESULT:

EX: 30 DATE:

AIM:

Design a Toggle flipflop using gates


TOGGLE FLIPFLOP:

T flip-flop is the simplified version of JK flip-flop. It is obtained by connecting the same input 'T' to both inputs of JK flip-flop. It is known as Toggle Flip-flop because of its ability to toggle state.

TRUTH TABLE:

Inputs		Output
CLK T		Q(t+1)
0	X	Q(t)
1	0	Q(t)
1	1	Q'(t)

CIRCUIT DIAGRAM:



TEST CASES:

Test Case 1
Input
0
Expected Output
NO CHANGE

Test Case 2
Input
1
Expected Output
TOGGLE

RESULT:

EX: 31 DATE:


AIM:

Construct a Clocked SET-RESET Flipflop.

TRUTH TABLE:

	Inputs		Output		Remarks
CLK	S	R	Q(t+1)	Q'(t+1)	Remarks
0	X	X	Q(t)	Q'(t)	No Change
1	0	0	Q(t)	Q'(t)	No Change
1	0	1	0	1	Reset
1	1	0	1	0	Set
1	1	1	0	0	Forbidden

CIRCUIT DIAGRAM:



TEST CASES:

Test Case 1

Input

0 1

Expected Output

0 1

Test Case 3

Input

1 0

Expected Output

10

Test Case 2 Input

1 1

Expected Output

0 0

RESULT:

EX: 32 DATE:


AIM:

Design a Serial-In-Parallel-Out using D-Flipflop.

SERIAL-IN-PARALLEL-OUT REGISTER

The shift register, which allows serial input (one bit after the other through a single data line) and produces a parallel output is known as Serial-In Parallel-Out shift register.

CIRCUIT DIAGRAM:



RESULT:

The circuit is successfully verified.