
Project 3 – DE2-115 Internal Memory Controller

Scope:


The goal of this project was to design, implement, and test a memory controller for an internal DPRAM. The project contained 3 modules, the DPRAM, controller, and a test module. The goal of the test module was to perform an internal test and also offer the user I/O to load and read data from any of the memory locations.

Design Strategy:

The Project was built to the specifications in the diagram below excluding the clock divider which was not needed.



The DPRAM module was created in Quartus through the IP setup wizard. The controller was implemented following the state machine design we went over in class. State diagram shown below. The MemRWtest module implemented two similar state machines, one for the internal test, and one for the I/O read and write. The active state machine is controlled by a switch on the board. When in the internal test mode, the button on the far left is pushed to start the test, at the end of the test the green LED will light up if the test passes or the red LED will light up if the test fails. In use I/O mode the buttons from left to right are address, read, write, and reset. The address button will take in the 10 rightmost switches as the address and the write uses the 16 rightmost to take in the data to be written.




Results:

The following link contains video showing the I/O working as expected. The hex value F is stored in memory location 1 and the hex value E is store in location 2.


https://photos.app.goo.gl/BiKGWyWHXTih5EFc8

The picture below shows the board in internal test mode with the green LED on showing it has passed the test.



From Quartus the Fmax is 99.39 MHz and the board uses 232 logic elements which is <1%. The DPRAM module is clearly seen as implemented with Quartus showing 16,384 bits which is equivalent to 1024×16 .

The screenshot below shows the internal test running in model sim where it compares the data written which was the address * 15 to show all 16 bits working, to the address being read at the time * 15 as well. When all 1024 addresses are read the internal pass LED turns on which is also shown.



What I Learned:

In doing this project I learned more about the importance of planning out the code before you write it. Having created the state diagrams before I even started writing any code, I found that I was able to easily translate the diagrams into code quickly and was able to have success after only fixing a couple of syntax errors.

Conclusions:

This project went very smoothly after initial planning. The hardest thing I actually had to deal with was modelsim not working on my personal computer. I spent more than a couple hours trying to debug it before attempting on a lab computer where it worked fine on my first attempt.

I feel like this project helped me to increase my understanding of how memory works at a level I had not seen before. This will definitely be a project I pull from in the future as I work on other digital design projects.

Appendix:

```
Project_3_top:
/ Jack Mravunac
/ Project3 top.v
/ Top file for DPRAM controller project
  27 February 2020
`timescale 100 ns / 1 ns
module Project3 top(clk, ar, universalIn, A Button, Rd Button, Wr Button,
IT Switch,
   Done LED, Internal Pass LED, Internal Fail LED, SevenSeg Zero Out,
SevenSeg One Out, SevenSeg Two Out, SevenSeg Three Out);
input clk, ar, A Button, Rd Button, Wr Button, IT Switch;
input [15:0] universalIn;
output Done LED, Internal Pass LED, Internal Fail LED;
output [6:0] SevenSeg Zero Out, SevenSeg One Out, SevenSeg Two Out,
SevenSeg Three Out;
wire [3:0] SevenSeg Zero, SevenSeg One, SevenSeg Two, SevenSeg Three;
wire [15:0] DOut, DIn, Q, Data;
wire [9:0] A, WriteA, ReadA;
wire Done, RD, WR, WE;
MemRWTest TestUnit(.clk(clk), .ar(ar), .UniversalIn(universalIn),
.DOut (DOut), .Done (Done), .A Button (A Button), .Rd Button (Rd Button),
.Wr Button (Wr Button), .IT Switch (IT Switch),
    .A(A), .DIn(DIn), .RD(RD), .WR(WR), .Done_LED(Done LED),
.Internal Pass LED(Internal Pass LED), .Internal Fail LED(Internal Fail LED),
```

```
.SevenSeg Zero(SevenSeg Zero), .SevenSeg One(SevenSeg One),
.SevenSeg Two (SevenSeg Two), .SevenSeg Three (SevenSeg Three));
sevseq dec SeqZero(.x in(SevenSeq Zero), .seqs(SevenSeq Zero Out));
sevseq dec SegOne(.x in(SevenSeg One), .segs(SevenSeg One Out));
sevseg dec SegTwo(.x in(SevenSeg Two), .segs(SevenSeg Two Out));
sevseg dec SegThree(.x in(SevenSeg Three), .segs(SevenSeg Three Out));
DPRAM Controller Controller (.clk(clk), .ar(ar), .RD(RD), .WR(WR), .A(A),
.DIn(DIn), Q(Q),
    .DOut(DOut), .Data(Data), .Wr A(WriteA), .Rd A(ReadA), .Done(Done),
.WE (WE));
DPRAM Ram(.clock(clk), .data(Data), .rdaddress(ReadA), .wraddress(WriteA),
.wren (WE),
    .q(Q));
endmodule
MemRWTest:
/ Jack Mravunac
/ MemRWTest.v
/ Contains I/O and self tests for the DPRAM
/ 27 February 2020
`timescale 100 ns / 1 ns
module MemRWTest(clk, ar, UniversalIn, DOut, Done, A Button, Rd Button,
Wr Button, IT Switch,
   A, DIn, RD, WR, Done LED, Internal Pass LED, Internal Fail LED,
SevenSeg Zero, SevenSeg One, SevenSeg Two, SevenSeg Three);
input clk, ar, Done, A Button, Rd Button, Wr Button, IT Switch;
input [15:0] UniversalIn, DOut;
output reg [3:0] SevenSeg Zero, SevenSeg One, SevenSeg Two, SevenSeg Three;
output reg [9:0] A;
output reg [15:0] DIn;
output reg RD, WR, Done LED, Internal Pass LED, Internal Fail LED;
parameter [2:0] Idle = 3'b0, Address = 3'b001, Wr1 = 3'b010, Wr2 = 3'b111,
Wr3 = 3'b011, Rd1 = 3'b100, Rd2 = 3'b101, Rd3 = 3'b110;
3'b011, Check = 3'b100, Success = 3'b101, Fail = 3'b110;
   reg [2:0] User State;
   reg [2:0] IT State;
   reg [2:0] delay, delay2, delay3;
   reg [9:0] testAddr;
   reg [15:0] testData;
```

```
always @(negedge ar or posedge clk)
    if(~ar)
     begin
        A = 10'b0;
        DIn = 16'b0;
       RD = 1'b0;
        WR = 1'b0;
        testAddr = 10'b0;
        testData = 16'b0;
        Done LED = 1'b0;
        Internal Pass LED = 1'b0;
        Internal Fail LED = 1'b0;
        SevenSeg Zero = 4'b0;
        SevenSeg_One = 4'b0;
        SevenSeg_Two = 4'b0;
        SevenSeg_Three = 4'b0;
     end
    else
    begin
            if(IT Switch)
             begin
                case(IT State)
                    Idle2:
                     begin
                        if(~A Button)
                            IT State = AddrImp;
                     end
                    AddrImp:
                     begin
                        testAddr = testAddr + 1;
                        testData = testAddr * 15;
                        delay2 = 3'b0;
                        delay3 = 3'b0;
                        A = testAddr;
                        DIn = testData;
                        IT State = Write;
                     end
                    Write:
                     begin
                        WR = 1'b1;
                        if(delay2 > 3'b110)
                        begin
                             if(testAddr > 1022)
                            begin
                                 testAddr = 0;
                                 testData = 0;
                                 IT State = Read;
                             end
                            else
                                IT State = AddrImp;
                        end
                        else
                            delay2 = delay2 + 1;
                     end
```

```
Read:
begin
   WR = 1'b0;
   delay2 = 3'b0;
   A = testAddr;
   RD = 1'b1;
   if(delay3 > 3'b110)
   begin
        RD = 1'b0;
        delay3 = 3'b0;
        IT State = Check;
    end
    else
        delay3 = delay3 + 1;
 end
Check:
begin
    testData = testAddr * 15;
    if(testData != DOut)
        IT_State = Fail;
    else
   begin
        if(testAddr > 1022)
            IT State = Success;
        else
        begin
            testAddr = testAddr + 1;
            IT_State = Read;
        end
    end
 end
Success:
begin
   Internal Pass LED = 1'b1;
   Internal Fail LED = 1'b0;
   IT State = Idle2;
 end
Fail:
begin
   Internal Pass LED = 1'b0;
   Internal Fail LED = 1'b1;
   IT State = Idle2;
 end
default:
begin
   IT State = Idle2;
end
endcase
```

```
else
 begin
    case(User State)
        Idle:
        begin
            if(~A Button)
                User State = Address;
            else if(~Rd Button)
                User State = Rd1;
            else if(~Wr Button)
                User State = Wr1;
        end
        Address:
        begin
           A = UniversalIn[9:0];
            User State = Idle;
        end
        Rd1:
        begin
            Done LED = 1'b0;
            delay = 3'b0;
            RD = 1'b1;
            User State = Rd2;
        end
        Rd2:
        begin
            if(delay > 3'b110)
                User_State = Rd3;
            else
                delay = delay + 1;
        end
        Rd3:
        begin
            RD = 1'b0;
            SevenSeg Zero = DOut[3:0];
            SevenSeg One = DOut[7:4];
            SevenSeg Two = DOut[11:8];
            SevenSeg_Three = DOut[15:12];
            Done LED = 1'b1;
            User_State = Idle;
        end
        Wr1:
        begin
            Done LED = 1'b0;
            DIn = UniversalIn[15:0];
            User State = Wr2;
        end
        Wr2:
        begin
            WR = 1'b1;
            User State = Wr3;
```

```
Wr3:
                    begin
                        WR = 1'b0;
                        Done LED = 1'b1;
                        User State = Idle;
                    end
                    default:
                    begin
                       User State = Idle;
                    end
                endcase
             end
     end
endmodule
DPRAM_Controller:
/ Jack Mravunac
/ DPRAM Controller.v
/ Controller for the DPRAM
/ 27 February 2020
`timescale 100 ns / 1 ns
module DPRAM Controller (clk, ar, RD, WR, A, DIn, Q,
    DOut, Data, Wr A, Rd A, Done, WE);
    input clk, RD, WR, ar;
    input [9:0] A;
    input [15:0] DIn, Q;
    output reg [15:0] DOut, Data;
    output reg [9:0] Wr A, Rd A;
    output reg Done, WE;
    parameter [2:0] Idle = 3'b0, Wr1 = 3'b001, Wr2 = 3'b010, Wr3 = 3'b011,
Rd1 = 3'b100, Rd2 = 3'b101, Rd3 = 3'b110;
    reg [2:0] state;
    reg [1:0] delay;
    always @(negedge ar or posedge clk)
        if(~ar)
         begin
            state = Idle;
            DOut = 16'b0;
            Data = 16'b0;
```

end

```
Wr A = 10'b0;
    Rd^{-}A = 10'b0;
    Done = 1'b0;
    WE = 1'b0;
end
else
begin
        case (state)
            Idle:
            begin
                Done = 1'b0;
                if(RD)
                    state = Rd1;
                  else if(WR)
                    state = Wr1;
            end
            Wr1:
            begin
               Data = DIn;
                Wr A = A;
                WE = 1'b0;
                state = Wr2;
            end
            Wr2:
            begin
               WE = 1'b1;
                state = Wr3;
            end
            Wr3:
            begin
              WE = 1'b0;
               state = Idle;
            end
            Rd1:
            begin
                Rd A = A;
                delay = 2'b0;
                state = Rd2;
            end
            Rd2:
            begin
                if(delay > 2'b10)
                    state = Rd3;
                else
                    delay = delay + 1;
            end
            Rd3:
            begin
               DOut = Q;
```

```
delay = 2'b0;
                        state = Idle;
                    end
                    default:
                    begin
                        state = Idle;
                    end
                endcase
         end
endmodule
Project3_tb:
/ Jack Mravunac
/ Project3_tb.v
/ Contains test bence for the internal test
/ 27 February 2020
`timescale 1 ns / 1 ns
module Project3 tb;
    reg clk, ar, A Button, Rd Button, Wr Button, IT Switch;
   reg [15:0] universalIn;
   wire [3:0] SevenSeg Zero, SevenSeg One, SevenSeg Two, SevenSeg Three;
   wire [15:0] DOut, DIn, Q, Data;
   wire [9:0] A, WriteA, ReadA;
    wire Done, RD, WR, WE;
MemRWTest TestUnit(.clk(clk), .ar(ar), .UniversalIn(universalIn),
.DOut(DOut), .Done(Done), .A Button(A Button), .Rd Button(Rd Button),
.Wr_Button(Wr_Button), .IT_Switch(IT_Switch),
    .A(A), .DIn(DIn), .RD(RD), .WR(WR), .Done LED(Done LED),
.Internal_Pass_LED(Internal_Pass_LED), .Internal_Fail_LED(Internal_Fail_LED),
    .SevenSeg Zero (SevenSeg Zero), .SevenSeg One (SevenSeg One),
.SevenSeg Two(SevenSeg Two), .SevenSeg Three(SevenSeg Three));
sevseg dec SegZero(.x in(SevenSeg Zero), .segs(SevenSeg Zero Out));
sevseg dec SegOne(.x in(SevenSeg One), .segs(SevenSeg One Out));
sevseg dec SegTwo(.x in(SevenSeg Two), .segs(SevenSeg Two Out));
sevseg dec SegThree(.x in(SevenSeg Three), .segs(SevenSeg Three Out));
DPRAM Controller (.clk(clk), .ar(ar), .RD(RD), .WR(WR), .A(A),
.DIn(DIn), .Q(Q),
    .DOut(DOut), .Data(Data), .Wr A(WriteA), .Rd A(ReadA), .Done(Done),
.WE (WE));
```

```
DPRAM Ram(.clock(clk), .data(Data), .rdaddress(ReadA), .wraddress(WriteA),
.wren (WE),
    .q(Q));
initial
 begin
    clk = 1'b0; // set to 0 so toggling can occur
    ar = 1'b1; // Start reset at 1
    #1 ar = 1'b0; // Set reset to 0 after 5 ns
    #20 ar = 1'b1; // Set reset to 1
    #20 IT Switch = 1'b1;
    \#100 A Button = 1'b1;
    #100 A_Button = 1'b0;
    #20 A Button = 1'b1;
  end
// Controls the test clock
always
    #10 clk = \simclk; // For 20 ns period (50 MHz)
endmodule
sevseg_dec:
// Seven-segment decoder for hexadecimal values
// seven_seg_decoder.v
// Don M. Gruenbacher
// Jan. 23, 2006
module sevseg dec(x in, segs);
    input [3:0] x in;
    output [6:0] segs;
assign segs =
        (x in == 4'h0) ? 7'b1000000 :
        (x in == 4'h1) ? 7'b11111001 :
        (x in == 4'h2) ? 7'b0100100 :
        (x in == 4'h3) ? 7'b0110000 :
        (x in == 4'h4) ? 7'b0011001 :
        (x in == 4'h5) ? 7'b0010010 :
        (x_in == 4'h6) ? 7'b0000010 :
        (x in == 4'h7) ? 7'b11111000 :
        (x_in == 4'h8) ? 7'b00000000 :
        (x in == 4'h9) ? 7'b0010000 :
        (x in == 4'ha) ? 7'b0001000 :
        (x in == 4'hb) ? 7'b0000011 :
        (x in == 4'hc) ? 7'b1000110 :
        (x in == 4'hd) ? 7'b0100001 :
        (x in == 4'he) ? 7'b0000110 :
                        7'b0001110 ;
```

endmodule

DPRAM:

```
// megafunction wizard: %RAM: 2-PORT%
// GENERATION: STANDARD
// VERSION: WM1.0
// MODULE: altsyncram
// File Name: DPRAM.v
// Megafunction Name(s):
   altsyncram
//
// Simulation Library Files(s):
// altera mf
// *******************
// THIS IS A WIZARD-GENERATED FILE. DO NOT EDIT THIS FILE!
//
// 17.1.0 Build 590 10/25/2017 SJ Lite Edition
//Copyright (C) 2017 Intel Corporation. All rights reserved.
//Your use of Intel Corporation's design tools, logic functions
//and other software and tools, and its AMPP partner logic
//functions, and any output files from any of the foregoing
//(including device programming or simulation files), and any
//associated documentation or information are expressly subject
//to the terms and conditions of the Intel Program License
//Subscription Agreement, the Intel Quartus Prime License Agreement,
//the Intel FPGA IP License Agreement, or other applicable license
//agreement, including, without limitation, that your use is for
//the sole purpose of programming logic devices manufactured by
//Intel and sold by Intel or its authorized distributors. Please
//refer to the applicable agreement for further details.
// synopsys translate off
`timescale 1 ps / 1 ps
// synopsys translate on
module DPRAM (
   clock,
   data,
   rdaddress,
   wraddress,
   wren,
   q);
   input
           clock;
   input [15:0] data;
input [9:0] rdaddress;
   input [9:0] wraddress;
   input
          wren;
   output [15:0] q;
```

```
`ifndef ALTERA RESERVED QIS
// synopsys translate off
`endif
   tri1 clock;
tri0 wren;
`ifndef ALTERA RESERVED_QIS
// synopsys translate on
`endif
    wire [15:0] sub wire0;
    wire [15:0] q = sub wire0[15:0];
    altsyncram altsyncram component (
                .address a (wraddress),
                .address b (rdaddress),
                .clock0 (clock),
                .data a (data),
                .wren a (wren),
                .q b (sub wire0),
                .aclr0 (1'b0),
                .aclr1 (1'b0),
                .addressstall a (1'b0),
                .addressstall b (1'b0),
                .byteena a (1'b1),
                .byteena b (1'b1),
                .clock1 (1'b1),
                .clocken0 (1'b1),
                .clocken1 (1'b1),
                .clocken2 (1'b1),
                .clocken3 (1'b1),
                .data b ({16{1'b1}}),
                .eccstatus (),
                .qa(),
                .rden a (1'b1),
                .rden b (1'b1),
                .wren b (1'b0));
    defparam
        altsyncram component.address aclr b = "NONE",
        altsyncram component.address reg b = "CLOCKO",
        altsyncram component.clock enable input a = "BYPASS",
        altsyncram component.clock enable input b = "BYPASS",
        altsyncram component.clock enable output b = "BYPASS",
        altsyncram_component.intended device family = "Cyclone IV E",
        altsyncram component.lpm type = "altsyncram",
        altsyncram component.numwords a = 1024,
        altsyncram component.numwords b = 1024,
        altsyncram component.operation mode = "DUAL PORT",
        altsyncram component.outdata aclr b = "NONE",
        altsyncram_component.outdata_reg b = "CLOCKO",
        altsyncram_component.power_up_uninitialized = "FALSE",
        altsyncram component.read during write mode mixed ports =
"DONT CARE",
        altsyncram component.widthad a = 10,
        altsyncram component.widthad b = 10,
        altsyncram component.width a = 16,
        altsyncram component.width b = 16,
        altsyncram component.width byteena a = 1;
```

endmodule

```
// CNX file retrieval info
// Retrieval info: PRIVATE: ADDRESSSTALL A NUMERIC "0"
// Retrieval info: PRIVATE: ADDRESSSTALL B NUMERIC "0"
// Retrieval info: PRIVATE: BYTEENA ACLR A NUMERIC "0"
// Retrieval info: PRIVATE: BYTEENA ACLR B NUMERIC "0"
// Retrieval info: PRIVATE: BYTE ENABLE A NUMERIC "0"
// Retrieval info: PRIVATE: BYTE ENABLE B NUMERIC "0"
// Retrieval info: PRIVATE: BYTE SIZE NUMERIC "8"
// Retrieval info: PRIVATE: BlankMemory NUMERIC "1"
// Retrieval info: PRIVATE: CLOCK ENABLE INPUT A NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK ENABLE INPUT B NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK ENABLE OUTPUT A NUMERIC "0"
// Retrieval info: PRIVATE: CLOCK ENABLE OUTPUT B NUMERIC "0"
// Retrieval info: PRIVATE: CLRdata NUMERIC "0"
// Retrieval info: PRIVATE: CLRq NUMERIC "0"
// Retrieval info: PRIVATE: CLRrdaddress NUMERIC "0"
// Retrieval info: PRIVATE: CLRrren NUMERIC "0"
// Retrieval info: PRIVATE: CLRwraddress NUMERIC "0"
// Retrieval info: PRIVATE: CLRwren NUMERIC "0"
// Retrieval info: PRIVATE: Clock NUMERIC "0"
// Retrieval info: PRIVATE: Clock A NUMERIC "0"
// Retrieval info: PRIVATE: Clock B NUMERIC "0"
// Retrieval info: PRIVATE: IMPLEMENT IN LES NUMERIC "0"
// Retrieval info: PRIVATE: INDATA ACLR B NUMERIC "0"
// Retrieval info: PRIVATE: INDATA_REG_B NUMERIC "0"
// Retrieval info: PRIVATE: INIT_FILE_LAYOUT STRING "PORT_B"
// Retrieval info: PRIVATE: INIT TO SIM X NUMERIC "0"
// Retrieval info: PRIVATE: INTENDED DEVICE FAMILY STRING "Cyclone IV E"
// Retrieval info: PRIVATE: JTAG ENABLED NUMERIC "0"
// Retrieval info: PRIVATE: JTAG ID STRING "NONE"
// Retrieval info: PRIVATE: MAXIMUM DEPTH NUMERIC "0"
// Retrieval info: PRIVATE: MEMSIZE NUMERIC "16384"
// Retrieval info: PRIVATE: MEM IN BITS NUMERIC "0"
// Retrieval info: PRIVATE: MIFfilename STRING ""
// Retrieval info: PRIVATE: OPERATION MODE NUMERIC "2"
// Retrieval info: PRIVATE: OUTDATA ACLR B NUMERIC "0"
// Retrieval info: PRIVATE: OUTDATA REG B NUMERIC "1"
// Retrieval info: PRIVATE: RAM BLOCK TYPE NUMERIC "0"
// Retrieval info: PRIVATE: READ_DURING_WRITE_MODE_MIXED_PORTS NUMERIC "2"
// Retrieval info: PRIVATE: READ DURING WRITE MODE PORT A NUMERIC "3"
// Retrieval info: PRIVATE: READ DURING WRITE MODE PORT B NUMERIC "3"
// Retrieval info: PRIVATE: REGdata NUMERIC "1"
// Retrieval info: PRIVATE: REGq NUMERIC "1"
// Retrieval info: PRIVATE: REGrdaddress NUMERIC "1"
// Retrieval info: PRIVATE: REGrren NUMERIC "1"
// Retrieval info: PRIVATE: REGwraddress NUMERIC "1"
// Retrieval info: PRIVATE: REGwren NUMERIC "1"
// Retrieval info: PRIVATE: SYNTH WRAPPER GEN POSTFIX STRING "0"
// Retrieval info: PRIVATE: USE DIFF CLKEN NUMERIC "0"
// Retrieval info: PRIVATE: UseDPRAM NUMERIC "1"
// Retrieval info: PRIVATE: VarWidth NUMERIC "0"
```

```
// Retrieval info: PRIVATE: WIDTH READ A NUMERIC "16"
// Retrieval info: PRIVATE: WIDTH READ B NUMERIC "16"
// Retrieval info: PRIVATE: WIDTH WRITE A NUMERIC "16"
// Retrieval info: PRIVATE: WIDTH WRITE B NUMERIC "16"
// Retrieval info: PRIVATE: WRADDR ACLR B NUMERIC "0"
// Retrieval info: PRIVATE: WRADDR REG B NUMERIC "0"
// Retrieval info: PRIVATE: WRCTRL ACLR B NUMERIC "0"
// Retrieval info: PRIVATE: enable NUMERIC "0"
// Retrieval info: PRIVATE: rden NUMERIC "0"
// Retrieval info: LIBRARY: altera mf altera mf.altera mf components.all
// Retrieval info: CONSTANT: ADDRESS ACLR B STRING "NONE"
// Retrieval info: CONSTANT: ADDRESS REG B STRING "CLOCKO"
// Retrieval info: CONSTANT: CLOCK ENABLE INPUT A STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK ENABLE INPUT B STRING "BYPASS"
// Retrieval info: CONSTANT: CLOCK ENABLE OUTPUT B STRING "BYPASS"
// Retrieval info: CONSTANT: INTENDED DEVICE FAMILY STRING "Cyclone IV E"
// Retrieval info: CONSTANT: LPM TYPE STRING "altsyncram"
// Retrieval info: CONSTANT: NUMWORDS A NUMERIC "1024"
// Retrieval info: CONSTANT: NUMWORDS B NUMERIC "1024"
// Retrieval info: CONSTANT: OPERATION MODE STRING "DUAL PORT"
// Retrieval info: CONSTANT: OUTDATA ACLR B STRING "NONE"
// Retrieval info: CONSTANT: OUTDATA REG B STRING "CLOCKO"
// Retrieval info: CONSTANT: POWER UP UNINITIALIZED STRING "FALSE"
// Retrieval info: CONSTANT: READ_DURING_WRITE_MODE_MIXED_PORTS STRING
"DONT CARE"
// Retrieval info: CONSTANT: WIDTHAD A NUMERIC "10"
// Retrieval info: CONSTANT: WIDTHAD B NUMERIC "10"
// Retrieval info: CONSTANT: WIDTH A NUMERIC "16"
// Retrieval info: CONSTANT: WIDTH B NUMERIC "16"
// Retrieval info: CONSTANT: WIDTH BYTEENA A NUMERIC "1"
// Retrieval info: USED PORT: clock 0 0 0 0 INPUT VCC "clock"
// Retrieval info: USED PORT: data 0 0 16 0 INPUT NODEFVAL "data[15..0]"
// Retrieval info: USED PORT: q 0 0 16 0 OUTPUT NODEFVAL "q[15..0]"
// Retrieval info: USED PORT: rdaddress 0 0 10 0 INPUT NODEFVAL
"rdaddress[9..0]"
// Retrieval info: USED PORT: wraddress 0 0 10 0 INPUT NODEFVAL
"wraddress[9..0]"
// Retrieval info: USED PORT: wren 0 0 0 0 INPUT GND "wren"
// Retrieval info: CONNECT: @address a 0 0 10 0 wraddress 0 0 10 0
// Retrieval info: CONNECT: @address b 0 0 10 0 rdaddress 0 0 10 0
// Retrieval info: CONNECT: @clock0 0 0 0 clock 0 0 0 0
// Retrieval info: CONNECT: @data a 0 0 16 0 data 0 0 16 0
// Retrieval info: CONNECT: @wren a 0 0 0 0 wren 0 0 0 0
// Retrieval info: CONNECT: q 0 0 16 0 @q b 0 0 16 0
// Retrieval info: GEN_FILE: TYPE_NORMAL DPRAM.v TRUE
// Retrieval info: GEN FILE: TYPE NORMAL DPRAM.inc FALSE
// Retrieval info: GEN FILE: TYPE NORMAL DPRAM.cmp FALSE
// Retrieval info: GEN FILE: TYPE NORMAL DPRAM.bsf FALSE
// Retrieval info: GEN FILE: TYPE NORMAL DPRAM inst.v FALSE
// Retrieval info: GEN FILE: TYPE NORMAL DPRAM bb.v FALSE
// Retrieval info: LIB FILE: altera mf
```