University of Cape Town



EEE4120F

HIGH PERFORMANCE EMBEDDED SYSTEMS

Practicals and Projects 2022

Introduction

Welcome to the practicals for EEE4120F. Please take note of these instruction that are applicable to all practicals in this course.

Practicals, with tutors to assist, generally take place on a Thursday, from 14h00 to 16h00; but please check the schedule and announcements on Vula as the schedule may change. You are responsible for completing these practicals in order to pass this course. Some of these practicals may require access to specialist hardware that will only be available in labs during the practical session - however, for 2022 we have tried to plan all pracs needed for this course to require nothing other than a decent computer, ideally a computer with a nVidia GPU which has CUDA and OpenCL support (most recent nVida GPUs provide such support). The FPGA pracs have been reworked so that they can be done using simulation, thus you do not need to make use of labs for even those practicals which should enable you to pass the course without needing to use labs on campus if you would prefer not to.

It is assumed you have knowledge regarding tools such as git, IATEX and running programs from the Linux command line. If you are wanting to do the pracs on your own computer, and don't have Linux installed, you are suggested to install Ubuntu Linux either as a dual boot option or to run it using virtualization, e.g. VirtualBox.

It is suggested you have a dual boot system. The reason for this is that development tools are generally better on a Linux based system, whereas proprietary tools are often better supported on Windows. We recommend Ubuntu 18.04 LTS or later, though swapping between Ubuntu (or any Linux distro) and Windows is an effective strategy, particularly when using proprietary software.

The source code for all pracs is available on the EE-OCW GitHub Project Page: https://github.com/UCT-EE-OCW/EEE4120F-Pracs. You can download the source code for pracs from there.

Prac Overview

Please note that these dates are subject to change. For due dates, refer to Vula.

Table I: The Prac Overview for EEE4120F, 2022

Prac	Dates	Tools	Objective
Prac 1	See Vula	JULIA	Performance measurement
Prac 2	See Vula	OpenCL	SIMD on GPUs
Prac 3	See Vula	Vivado	Prac 3 Simulation-based IP Core Integration Using Xilinx Vivado
Prac 4	See Vula		Choose either Prac4a or Prac4b below (archived*)
Prac 4a	See Vula	Vivado	Prac 4a Advanced Module Design and Simulation in Xilinx Vivado (archived*)
Prac 4b	See Vula	Vivado	Prac 4b FPGA intro using the Nexys platform (archived*)
Prac 4c	Optional	Vivado	Prac 4c Making a signal generator (archived*)
Project	See Vula		YODA design, implementation & demos

^{*} the pracs indicated as 'archived' have been left for potential useful practice or training that may be of use to you in the course project.

1 Practical 1 - Julia

1.1 Introduction

The focus of this task is on using Julia (the free sort-of MATLAB program) and doing some statistical operations. In later assignments you will make further use of these statistical functions, and perhaps reuse this code, in comparing and discussing results obtained in other practicals and projects (for example, correlation can be used in analysing gold standard results to higher-speed approximation result).

For installation and tips and tricks for this course, visit The EE Wiki (currently only accessible on the UCT Network - though you can use a VPN). Throughout this course you will be utilizing a verity of packages and modules and it is recommended to use a linux distribution or raspbian (if programming on a raspberry pi), due to the setup process often being easier. However, this is not a requirement and you may use any OS.

1.1.1 Julia installation tips

If you do not have Julia installed on your device please follow the steps below before attempting the practical. Furthermore, this installation guide will help you setup Julia to run in terminal but you can use an IDE if you would prefer but the tutors are not required to debug IDE issues.

- 1. Download Julia here
- 2. Extract/unzip the downloaded file in the desired directory.
- 3. Open Julia in terminal to test that the download was successful by running the julia file in the bin directory. In order to do this traverse your devices directories in terminal until you are in the following directory: './julia-1.7.1/bin'. Now run the command 'julia' in terminal to open the julia.
- 4. Create a symbolic link to the location you have installed julia. This symbolic link will allow you to easily run julia without having to go to the location that julia is saved each time. In order to create the symbolic link run the following cammand: 'sudo ln -s /juliasDirectoryOnYourComputer/bin/julia /usr/local/bin/julia' or 'sudo ln -s ~/juliasDirectoryOnYourComputer/bin/julia /usr/local/bin/julia'.
- 5. Provided you have setup the symbolic link correctly you can run julia script in any directory with the following command: 'julia scriptFileName.jl'. Note julia script has the '.jl' extension.
- 6. Have fun programming julia scripts in your favourite text editor!

1.1.2 Correlation

Correlation is a useful statistical function for comparing two datasets to judge how similar or different they are. The correlation function returns a correlation coefficient, r, between -1 and 1. A value of 1 for r implies perfect positive correlation, i.e. the two datasets are the same. Correlation of 0 implies there is no correlation (the two datasets behave totally differently). A correlation of -1 indicates a total opposite - for example if you compare vectors x to - x you get a correlation of -1. Generally if |r| >= 0.8 there is strong correlation, between 0.5 and 0.8 moderate weak, less that 0.5 is weak (towards no) correlation.

Pearson's correlation (which you can read more about on Wikipedia) is implemented as follows:

$$r = \frac{\sum_{i=1}^{n} (x_i - \bar{x})(y_i - \bar{y})}{\sqrt{\sum_{i=1}^{n} (x_i - \bar{x})^2} \sqrt{\sum_{i=1}^{n} (y_i - \bar{y})^2}}$$
(1)

1.1.3 Speed Up

Speedup used in this practical and subsequent practicals is defined as follows:

$$Speedup = \frac{T_{p1}}{T_{p2}} \tag{2}$$

Where:

 $T_{p1} = \text{Run-time of original / non-optimal program}$

 T_{p2} = Run-time of optimised program Lindelani Mbatha For obtaining a repeatable timing value, run each version (i.e. initial version and optimised version) of your programs more than once and discard the first measured time. You can, if you want to be complete, indicate what the initial speed up was and then the average speed up.

1.1.4 Critical Section

When measuring performance, it's important to ensure that you are only measuring the section of your algorithm that you need to measure. For example, if you are measuring the execution time of an audio filter, you should not be recording the time taken to open and close the files you are applying this filter to.

1.2 Requirements

You are required to run the following experiments:

1.2.1 Measuring Execution Time of rand()

White noise is often generated with Julia's random number generator rand(), which generates uniformly distributed random values in the interval [0,1). To create a sound wave .wav file of the white noise, the wavwrite() function in the WAV package is used. The wavwrite() function expects values in [-1.0, 1.0), so the rand() output must be multiplied by 2 and shifted down by 1. To generate 10 seconds white noise sampled at 48 kHz, the following instruction are called:

```
whiteNoise = (rand(48000)*2).-1
```

And to generate a wave file for this noise, we use the wavwrite() function as follows:

```
WAV.wavwrite(whiteNoise, "whiteNoise.wav", Fs=4800) #sample freq is 4800Hz
```

1.2.2 White Noise Generator Script

Next, write a function called createwhiten.m that implements a function with a for loop that generates a white noise signal, one sample at a time, comprising N duration in seconds. You can assume that N will always be positive and a multiple of 10. The white noise must be sampled at either 48 kHz. Name your function createwhiten(...). You need to use the rand() function without arguments so that it will generate a single random value, and the main task is figuring out how to scale so that you create a suitable input to wavwrite(...) as explained above. The function should include a print statement outputting the number of samples in the white noise before returning the white noise as an array. The returned white noise array should then be saved as an '.wav' file.

```
whiten = createwhiten(1000); #this will create 1000 seconds of white noise
size(whiten);
```

Outputted print statement:

```
Number of samples: (48000,)
```

should return:

```
an array with the white noise
```

After converting the white noise array into a '.Wav' file, check that the resulting wave/sound file gives the same sound as the white noise sound1.wav generated above by generating the new sound file named white noise sound2.wav and playing it back.

```
WAV.wavwrite(returnedNoise, "white_noise_sound2.wav", Fs=4800)
```

1.2.3 Visual Confirmation of Uniform Distribution

Confirm that you've created the sample correctly. Do this using the Plots.histogram() function in the Plots package.

```
h = Plots.histogram(whiteNoiseArray)
Plots.display(h)
readline() #this will stop the program at this point till you press enter
```

This should give image shown in Figure 1:




Figure 1: Output of Plots.histogram(whiteNoiseArray)

1.2.4 Timing Execution

After confirming that your function works correctly use the TickTock package to compare the performance of the two approaches to generate white noise. In order to use the TickTok package run the command tick() to start the timer and the command tock() to stop the timer and output the time that has elapsed. Repeat the white noise generation process for varying sample sizes and consider add this to your report.

```
tick()
commands you wish to time
tock()
```

1.2.5 Implementing Pearson's Correlation

Implement the Pearson's correlation formula a new function call it corr().

1.2.6 Comparing Your Correlation Function to the Statistics Package's Correlation Function

The cor function in Statistics package performs a correlation operation. Compare your corr() results to the Statistics.cor function. Run the following test:

- 1. Using your output from the createWhiten(numberOfSeconds) function compare it correlation against itself using your correlation function and the Statistics.cor function.
- 2. Compare the correlation between the two different approaches to generate white noise, using your correlation function and the Statistics.cor function.

Do a table listing sample sizes vs. corr speed vs. Statistics.cor speed. Indicate the average speed-up, etc. in your report.

1.2.7 Correlation of Shifted Signals

For the last experiment, we want to compare signals shifted in time. Generate sin curves of varying frequency and sampling sizes (again sample sizes 100, 1000 and 10000 samples). Compare samples of the same sizes that are shifted in time, consider using the circshift(sineWave, 10), which will cause a shift of 10 samples.

For this step only use Statistics.cor to save time. In your report, discuss what you expect the correlation of the identical but shifted signals would be. Run tests to confirm / verify your hypothesis. Provide some screen shots plots of some of the signals you compared. It might be useful to use the Plots.scatter() function to generate these plots.

1.3 Submission

Hand in a report about 2-3 pages in length briefly describing your solutions for the tasks above. The format required is the IEEE conference format. Format your report as if it is an article (i.e. don't follow the same chronology as the prac-sheet – format it as "Introduction – Method – Results and Discussion – Conclusion"). In the "Method" section, theorise about what you expect and how you plan on testing said theory. In the "Results" section, confirm that you obtained what you expected (or explain why you obtained something unexpected). Hint: You are trying to answer two questions: 1) "Is my whitenoisen() function better suited to generated white noise, in comparison to the rand() equivalent?" 2) "Is my corr() function better suited to run correlation tests, in comparison to the Statistics.cor equivalent?" and 2)

"Are my theories relating to the correlation of time-shifted sinusoids correct?" Provide key sections of code in your report. Marks will be awarded on elegance of your code and if your results have been portrayed in a logical way (i.e. tables and graphs).

1.4 Marking

Table II: Prac 1 Marking Guide

Aspect	Description	Mark Allocation
Report	Intro	2
	Latex/Format	1.5
	Headings etc	1.5
	Captions	1
	Discussion	2
createwhiten	Code	4
	Histogram	2
	Results	3
	Conclusion and Explanation	3
Correlation	Code	4
	Results	2
	Conclusion and Explanation	2
Shifted signals	Code	4
	Plots	3
	Results	2
	Conclusion and Explanation	3
TOTAL		40

2 Prac 2 - OpenCL (Changing in 2022)

2.1 Introduction

This practical focuses on developing an OpenCL kernel, using C, that you can will load, activate and send data back and forth to, from a C / C++ host application. The following quote from Kronos [1] summarises what OpenCL is:

OpenCL[™] (Open Computing Language) is the open, royalty-free standard for cross-platform, parallel programming of diverse processors found in personal computers, servers, mobile devices and embedded platforms. OpenCL greatly improves the speed and responsiveness of a wide spectrum of applications in numerous market categories including gaming and entertainment titles, scientific and medical software, professional creative tools, vision processing, and neural network training and inferencing. [1]

The focus of this practical is investigating the performance metrics of an OpenCL matrix multiplication implementation.

2.2 Requirements

The Blue Lab PCs have all the required packages installed, but if you wish to run this practical on your own machine, you will need to install OpenCL as per the instructions on the Wiki - http://wiki.ee.uct.ac.za/OpenCL.

2.3 The Programming Model

OpenCL uses a programming and memory model similar to OpenGL. The CPU must copy data to the GPU and then tell a kernel (OpenCL worker) to process the data. When the kernel is finished, the CPU can read back the result. Download and inspect the practical source code (available from Vula resources).

Familiarise yourself with the program and what the OpenCL wrapper is actually doing.

If you modify the code, be very careful with how you allocate and free memory. You need to allocate CPU and GPU memory separately, and then free them separately as well.

The local group size has to be an integer fraction of the global group size, in every dimension. Every time you change N, you have to recalculate the local group size.

2.4 Tasks

2.4.1 Speed-up

The default program multiplies two 3x3 matrices. This process takes much longer on the GPU than the CPU, mainly due to overhead. At what matrix size does it become worth while to use the GPU instead of the CPU? Support your argument with measured results (presented in graphs andor tables). You may also, for instance, make assumptions regarding speed-up expected were the CPU version multi-threaded.

2.4.2 Data Transfer Overhead

The asynchronous nature of the OpenCL interface makes it difficult to obtain accurate timing information of the various steps of the process. Try to come up with a way to measure the data transfer overhead and processing time separately (hint: make use of the clFinish function¹ in the OpenCL WriteData and OpenCL ReadData functions).

Use this new information to comment on the sources of OpenCL processing delay. Also comment on the speed-up factor achieved when transfer overhead is not taken into account. Does this relate well to the number of threads that are running on the GPU? If not, provide an argument for why this is the case. Do this for large N (pick a value that takes long enough to dominate the transfer overhead, but does not let you finish a whole coffee between runs).

2.5 Bonus Question

This question is optional for pairs and compulsory for groups of 3.

For this question you will have to edit the kernel, so that before the matrices are multiplied the values within the matrices are changed to the nearest power of 2.

2.5.1 Example

Step 1 change to nearest power of 2:

¹Which can be found in the Process_OpenCL() function in the OpenCL_Wrapper.c

Step 2 matrix multiplication:

A * B

Similarly, to the first part of the practical compare the performance of this task when its is run on the GPU against when it is run on the CPU. Then compare the speedup of this algorithm against the speedup of only matrix multiplication took place. Which algorithm had the bigger speedup and why?

2.6 Submission

Compile your experiments and findings into an IEEE-style conference paper. Make sure you include ALL hardware details, including GPU and CPU clock rates, if available. Of particular importance is the local work group size and number of compute units.

The page limit is 3 pages. Submit your paper to the Vula Assignment for this practical. Please note that the bonus question won't add to your overall page count.

2.7 Marks

Note that 33 marks are available, but you will still cannot score a mark above 100%.

Table III: Prac 2 Marking Guide

Aspect	Description	Mark Allocation
P1	Graphs/Tables *	6
	Comparison to CPU Speed up	3
P2	3 Metrics reported on	4
	Use of clFinish in Code	2
	Overhead discussion	3
	Discussion	4
General	Introduction	3
	Layout/Captions etc	3
	PC details	2
Bonus experiments		3
TOTAL		30

3 Prac 3

This practical is split up into two section, practical 3.1 FPGA simulation introduction and practical 3.2 FPGA Verilog. The simulation introduction covers installing and the basics of Vivado. Whilst, the Verilog section delves into debugging and creating your own module.

3.1 Prac 3.1 - FPGA Simulation Introduction

3.1.1 Introduction

The aim of this practical is to familiarise you with Verilog and Xilinx Vivado. Vivado is a software suite produced by Xilinx, that we will be using to perform simulation and HDL programming suited to FPGA-based development.

For this practical you will be doing a tutorial produced by Xilinx to provide you with knowledge of all the main tools and development procedures that are used in the programming and testing of FPGAs. This knowledge is needed for you to complete Prac 3.2 and the YODA project.

Please note that this practical serves as a prelude to practical 3.2; and will count for 10% of your total practical 3 mark and should be completed individually. The reason for doing this individually is so that you can proceed through the tasks at your own pace, and understand them thoroughly rather than relying on a teammate to be responsible for the programming and testing activities.

3.1.2 Required Resources

In order to run the tutorial you will need to have an installation of Vivado please refer the the following site Xilinx Vivado, in order to do so. If you need remote access to a serve with Vivado already installed, you can request a login for this.

Once you have a working installation of Vivado, you can download the tutorial here Vivado Tutorial.

The practical files can then be downloaded from this link, practical resources. Please note you will have to login with your Xilinx account to download this file.

Currently, Vivado is compatible with numerous OS's including Ubuntu and Windows 10. The tutorial does not explicitly include issues relating to specifications of the software and hardware requirements; but the practical should run fine on either of these mentioned operating systems.

3.1.3 Practical Instructions

For this practical you have to complete Chapters 1 to 3, which is the first 46 pages of the Xilinx Vivado Design Suite Tutorial. Moreover, you will have to make 2 changes from the tutorial so that it falls more in line with this course.

Changes:

- In Chapter 1, step 1.3: save the project as 'practical_3', not 'project_xsim'.
- In Chapter 1, step 1.10: install and select Nexys4 DDR, as your board.

The purpose of these changes is to set up the project so that you run the simulation for the FPGA boards used in this course.

3.1.4 Submission

There is no report required for this submission. However, the following files have to be submitted in a single compressed file, named STDNUM_prac3 (eg HLPCHZ001_prac3.zip).

Located in the downloaded practical file:

• ./ug937-design-files/sources/sinegen.vhd

Files generated whilst completing the practical:

- ./practical_3/practical_3.cache
- ./practical_3/practical_3.hw
- ./practical_3/practical_3.ip_user_files
- ./practical_3/practical_3.runs
- ./practical_3/practical_3.sim
- ./practical_3/practical_3.srcs
- ./practical_3/practical_3.xpr
- ./practical_3/tutorial_1.wcfg

Please do not include practical_3/practical_3 .gen.

3.1.5 Mark Allocations

Table IV: Prac 3.1 mark allocation

Part	Includes	Marks
Files		
	Submission labelled correctly	1
	Correct files submitted	1
Chapter 2		
	IP cores setup correctly	3
Chapter 3		
	Object names correct	1
	Waveforms	2
	Groups	1
	Dividers	1
	Markers	1
	Debugged Waveform	4
	TOTAL	15

The marks schema table is separated into the files that you provide, essentially a mark for having produced the needed files. Chapter 2 involves just setting up the needed IP core and marks for that. Chapter 3 involved a sequence of tasks which are allocated marks according to the effort concerned for completing these.

3.2 Prac 3.2 - FPGA Verilog

For this practical the aim is to debug and create your own modules for an FPGA board using verilog (although you can just do everything in simulation, a physical board is not needed). The practical should be completed in pairs, with only one group member submitting a report. The module you will be creating is a amplitude and phase shifting module, that is given an input as a sine wave and imposes an amplitude and phase shift on it. Moreover, you will be editing a sine wave module so that the values are called from BRAM that you setup.

Source files are available on the EEE4120F OCW GitHub: https://github.com/UCT-EE-OCW/EEE4120F-Pracs.

3.2.1 Given Modules

1. Sine Generation:

The module called 'sine_gen.v', reads sine values from a the memory file 'sine_LUT_values.mem' and outputs one sine values per clock cycle.

2. sine LUT values:

The 1024 sine values are stored in a memory file called, 'sine_LUT_values.mem'.

3. Test Bench:

A test bench module is uses the sine gen module to generate a sine wave at a specific frequency by controlling the clock speed.

3.2.2 Requirements

For this practical you are required to complete the following three tasks and write up one report covering the three tasks.

1. Task 1: Edit the frequency

Currently, the frequency of the sinusoid is 2MHz, when outputted on the test bench. Edit the test bench so that the sine wave frequency is 100MHz. Please include your calculations, code and include a screen shot of the test bench's output.

2. Task 2: BRAM

The given code calls the sinudoids values from a memory file. For this task you have to import the sine values into BRAM and call the data from BRAM instead of from the memory file. A short tutorial is given below on how to create the BRAM IP and initialize it.

3. Task 3: Amplitude and Shifting Module

Lastly, create a module called 'shifter', that's inputs include the clock, shift and sinusoid from the 'sine_gen.v' file. Add this module to the test bench with an amplitude increase of 2 and a phase shift of 90°. Then display the shifted sinusoid below, the non-shifted

sinusoid. Note, that you may have to edit some of the inputs and outputs from the given code.

3.2.3 Report Requirements

For your final report include a section for each task covering all relevant information, including code, explanations and screenshots of the test bench's output. You should also provide an explanation on what BRAM is and provide an in depth critical analysis of the final system.

3.2.4 BRAM setup

- 1. Select "IP Catalogue" on the left hand side of the IDE
- 2. Search "BRAM".
- 3. Under "RAMs & ROMs & BRAM", select the "Block Memory Generator"
- 4. Select "Port A Settings"
- 5. Note the write and read width. These relate to the bitwidth of the data in the memory. Change this to 16 for both read and write. We use 16 because the sinusoidal data is in 16 bit hexadecimal values.
- 6. Browse to the Prac 3_2_code\srcs\sources_1\new, and load "sine_LUT_values.coe" ata is a list of 1024, 16 bit data points.
- 7. The write and read depth relate to how many samples can be stored. Change this to 1024, as out example sine table has 1024 samples, and this we need 1024 addresses.
- 8. Select "Other Options"
- 9. Select "Load Init File"
- 10. Browse to the Prac 3_2_code\srcs\sources_1\new, and load "sine_LUT_values.coe"
- 11. Click "Ok" at the bottom of the dialog
- 12. Click "Generate" on the next dialog. Press "Ok" when the information dialog shows up.
- 13. In sources view, there will be a template available to instantiate the IP.
- 14. Congrats! You've added a 16-bit 1024 sample Block RAM IP!

3.2.5 Rubric

Aspect	Description	Mark Allocation
General	Introduction	3
	Layout	2
	Hardware Details	4
Task 1	Explanation and Calculations	4
	Clock Speed	1
	Frequency	1
	Code	2
	Screen Shot	2
Task 2	Explanation on BRAM	4
	Code	3
	Screen Shot	2
Task 3	Module explanation	4
	Correct Phase Shift	3
	Correct Amplitude Increase	3
	Screen Shot	2
	Code	4
	Critical Analysis	6
Total		50

4 Prac 4A - FPGA Introduction (Archived)

4.1 Introduction

For this practical, it is important to complete the tutorial first to become acquainted with the tools required to complete the practical. It is recommended that you work in groups of three, and that all three members work through the tutorial individually.

It is also imperative that you read through the wiki.ee. Operation of Vivado can be intimidating at first use. The Wiki has been carefully written to include all you need for the practicals, see the page here.

4.2 Tutorial

The tutorial is not for marks but it is suggested you complete it, as it will give you the basics of Vivado, and allow you to upload a simple program to the FPGA. In the tutorial (as in wiki.ee) we use the Digilent Nexys A7 as an example board, but the process should be the same for the Nexys 4 DDR and Nexys 4. The only thing that will change between the three is the board you select when creating the project, and the constraints file you use. Note the constraints file does determine naming of some of the I/O, so double check that.

Most of the details on how to complete these steps are on the wiki under.

- 1. Install Vivado
- 2. Install boards
 - The only boards you might work with in this course are the Nexys 4, Nexys 4 DDR, and the Nexys A7. So you only need to worry about installing those.
- 3. Download and save the constraint files. That, or copy the simple example given on the wiki if you're using the A7.
- 4. Create a new project.
 - You can call it "Tutorial".
 - Set it as an RTL project and select "Do not add sources at this time". For the prac later, you can add the given source files here.
 - Select your board appropriately.
- 5. Add constraint source
 - Right click on constraints, select "Add sources". In the dialog box, make sure "Add or create constraints" is selected. Hit next.
 - Select "Create file" if you are copy pasting the constraints in, or "add files" if you have the constraints file downloaded locally. Press "Finish".

- If you were intending on copy-pasting constraints in, do so now. Ensure your constraints are correct for the board, and have the clock, two switches and two LEDs enabled.
- Right click on the constraints file, and select "Set as Target Constraint File"

6. Add the Verilog source

- Right click on "Design Sources", select "Add sources". In the dialog box, make sure "add or create design sources" is selected. Hit next.
- Select "Create file". Call it the same name as your project (good practice for the top level module). Press "Finish".
- A dialog will open, with ports. You can just press "okay", as we'll define ports in the Verilog code.
- Right click on the Verilog file, and select "Set as Top" (if it is not already set as top indicated by being in bold).
- In it, paste code to, each clock cycle, write switch[0] to LED[0] and the inverse of switch[1] to LED[1]. Example code can be found on the wiki.
- 7. Select "Run Synthesis"
- 8. Select "Run Implementation"
- 9. Select "Generate Bitstream"
- 10. Upload your bitstream to your target board (speak to a tutor to get a board)
 - (a) Plug in the board
 - (b) Select "Open Hardware Manager"
 - (c) Select "Open Target" and then "Auto Connect"
 - (d) Vivado should find the board. Select "Program Device" and select the board you've plugged in (The A7 shows as "xc7a100t_0". Press the "Program" button.
- 11. Hooray! You've created your first FPGA circuit. Toggle the switches to see if it operates as expected. Now let's move on to the fun stuff.

4.3 Practical

4.3.1 Introduction

In this practical, you will create a digital clock on an FPGA. There is no report for the practical, but you will need to submit screenshots of your testbenches and demonstrate your implementation to a tutor.

Source files are available on the EEE4120F OCW GitHub: https://github.com/UCT-EE-OCW/EEE4120F-Pracs.

4.3.2 Given Modules

1. TLM

The top level module, called "Clock.v" in the source files on GitHub, contains the primary logic for your wall clock and allows you to implement I/O and other modules

2. Delay_Reset

It's also useful as many components require a set up time. So by using a delayed reset signal, we can cater for reset times of peripherals.

3. Seven-Segment Driver

This module takes 4 BCD values and displays them on the seven segment display.

4. Decoder

Used by the Seven-Segment Driver to decode decimal to the appropriate cathode pins.

5. Debounce

A debounce module you'll need to implement in order to debounce button presses.

6. PWM

A module you'll need to implement in order to give the seven segment displays changing brightness. This can be tricky, it's suggested you leave it for last.

4.3.3 Requirements

The following outcomes are required to pass the demonstration:

- 1. Implement a simple state-machine to display the real time (hours and minutes) on the 7-segments display. You can start your clock at 00:00 upon reset. Make your clock faster in order to test that the time overflows correctly. Use a 24-hour time format.
 - The easiest way to do this is with deeply nested if statements. Run a counter that overflows every second and increment the seconds counter on every overflow. Every time this seconds counter equals 59 (i.e. it will overflow on this clock-cycle), increment a minutes units counter. Every time this minutes units counter is about to overflow, increment a minutes tens counter, etc.
 - Only use non-blocking assignments (<=). Blocking assignments (=) inside clocked structures are much more difficult to debug. Remember that the entire always block is evaluated at once: the statements are not evaluated sequentially.
- 2. Display the seconds on the LEDs, in binary format. This is done with a simple assignment outside the always block.
- 3. Use one of the buttons, properly debounced, to set the minutes. It must increment time by one minute every time it is pressed. Make sure that your time overflows correctly. You do not need to increment the hours when changing the minutes.
 - It is recommended to write a Debounce module for this. On every clock cycle of the system clock (the fast one), check the state of the button. If it is not the same as the

current module output, change the output and start a dead time counter. While this counter is counting, do not change the output of the module, no matter what the input is doing. Use a deadtime of between 20 ms and 40 ms. To prevent unstable states, register the button before use.

In the clock state machine, you can use a register to store the button's 'previous' state. If the current state is high, and the previous state is low, the button signal went through a rising-edge. Do not use always @(posedge Button) – keep everything in the same clock domain.

- 4. Use another one of the buttons, properly debounced, to set the hours. It must increment time by one hour every time it is pressed. Make sure that your time overflows correctly.
- 5. Use the slide-switches to represent a binary "brightness" word. Make use of pulse-width modulation (PWM) to dim the brightness of the LED display.

Ensure that the phasing between the driver signals and the PWM signals is correct. The easiest way to do this is to select a PWM frequency such that the PWM signal goes through exactly one period between driver signal state changes. You can implement this within the SS Driver module.

4.4 Mark Allocations

Table V: Prac 4 mark allocation

		Marks
Testbench		12
	Minute seconds reaching 60 and increasing minutes	
	Minutes reaching 59 and increasing hours	
	Time reaching 23:59 and wrapping back to 00:00	
	(3 each +3 for neatness)	
Demo		
	Time flows correctly (minutes overflow to an increase in hours, and 23:59 flows to 00:00) [6, subtracting 2 for each missed objective]	6
	Time can be scaled through a variable (i.e. the count to increase seconds isn't fixed)	2
	Minute button increases minutes and doesn't increase hours	2
	Hour button increases hours	1
	Debounce module implemented	2
	PWM module	5
	TOTAL	30

For the 5 marks on PWM: 1 mark for attempted, 2 marks for reading switches and adjusting, 3 marks for "flashing" implementation, 4 marks for some mix between flashing and decent PWM, 5 marks for correctly implemented.

5 Prac 4B - Vivado IP and Resource Usage (archived)

FPGAs are often used in DSP applications due to their highly parallelizable nature and ability to process data at high speeds. Usually FPGAs are used to sample signals and process them, but in this application we're going to generate waveforms and output them to a speaker!

If you aren't all that well acquainted with the physics of music, this video by Vihart² is a really great introduction! She speaks quite quickly, so you may need to watch it twice.

These videos don't have much to do with this prac, but are fun to learn about. If you'd like to learn more about modular synthesis (which is super cool!) check out this video by Andrew Huang!³ LookMumNoComputer also does a great bunch of custom modular synthesis projects - just check out his Furby Organ!⁴ He also has guides on how to build your own modular synth.⁵

We'll be implementing a sine wave - which you don't really hear much in music. But as Composerly shows us⁶, you can create some greate tunes with nothing but sine waves and enough processing.

5.1 Tutorial

The tutorial starts with guidance on getting familiar with the Xilinx Vivado IP facilities, which leads in to the requirements for the prac.

5.1.1 Resource usage

Please read the Implement section in the Xilinx Vivado page on the UCT EE Wiki.

5.1.2 Vivado IP

For general information on the Vivado IP, please read the "Xilinx Vivado IP" section of the Xilinx Vivado wiki page.

Of course, when using an IP core, you need to have some knowledge of the technology. You should know how to use the IP cores - and, since you are university students and not necessarily going to just be users - you should also have some sense of what is happening behind the scenes. ⁷ In the tutorial, you will be guided through the relevant settings and

²https://youtu.be/i_0DXxNeaQ0

 $^{^3 \}rm https://youtu.be/cWslSTTkiFU$

⁴https://youtu.be/GYLBjScgb7o

⁵https://youtu.be/4Kz8YopLTCQ

⁶https://www.youtube.com/watch?v=xLtTMkMr2Wg

⁷You'll get a better sense of the theory behind these concepts from the lectures building on the basics of the PLDs and FPGAs covered in ES1 and ES2.

what they mean, but when using other IP, you should do your research as to what you're adjusting.

Once you've created your project for your board, you can do the following to instantiate memory to hold the lookup table. You can repeat this process for different tables or waves (for example sawtooth, triangle, or perhaps another periodic waveform - maybe the waveform for a specific instrument).

- 1. Select "IP Catalogue" on the left hand side of the IDE
- 2. Search "BRAM".
- 3. Under "RAMs & ROMs & BRAM", select the "Block Memory Generator"
- 4. Select "Port A Settings"
- 5. Note the write and read width. These relate to the bitwidth of the data in the memory. Change this to 11 for both read and write. We use 11 because the audio module expects a signal 11 bits big.
- 6. The write and read depth relate to how many samples can be stored. Change this to 256, as out example sine table has 256 samples, and this we need 256 addresses.
- 7. Select "Other Options"
- 8. Select "Load Init File"
- 9. Browse to the Prac 4 sources, and load LUT_sinefull.coe
- 10. Click "Ok" at the bottom of the dialog
- 11. Click "Generate" on the next dialog. Press "Ok" when the information dialog shows up.
- 12. In sources view, there will be a template available to instantiate the IP.
- 13. Congrats! You've added a 11-bit 256 sample Block RAM IP!

It would be a good idea to set up a test bench to ensure you're reading the correct values from the BRAM as you expect. Here's some hints which might make setting up the test bench easier:

- You don't need to do any writing to the BRAM (write enable can be left low)
- You can leave the read enable signal high
- You can just increase the address by 1 each time it will auto wrap around to 0

5.2 Practical

We're going to start by making a simple waveform generator to output middle C at f=261.625565Hz (or as close as you can get to it!). Then we're going to try free up some resources in our first implementation. From there, we're going to create an arpeggiator. If you're familiar with synthwave - it's usually an arpeggiator (or *arp*) that creates the repetitive notes in the background.

5.2.1 Provided files

You are provided with:

- 1. top.v

 The top level module for the project. A template to get you started.
- 2. pwm.v
 A PWM module to convert the BRAM samples to a PWM signal for the audio jack.
- 3. LUT_sinefull.coe
 A full sinewave table, 11 bits wide with 256 samples

5.2.2 Creating a waveform generator

In this section you need to create a simple output waveform generator at as close to 261.625565Hz as you can. The hardware operates at 100MHz, so 100Mhz/(261.62556Hz*256) gives us 382225.643736. But! We have 256 samples in our look up table. So we need to operate 256 times faster to complete one wave in the expected time. 382225.643736 divided by 256 is about 1493. So count to that value to produce a tone around middle C.

- 1. Start by creating a new project, and adding the full sine wave table to BRAM as per the tutorial above. A reminder to use the correct board settings when creating a new project and calling it fullsine.
- 2. Create a new test bench, showing loading a sample from the BRAM
- 3. Record resource usage for the full sine table (we're looking for total power, LUT, FF, BRAM)
- 4. Output this wave to the audio port, and record video of it playing. To do so, you need to tie in the AUD_SD and AUD_PWM signals from your constraints file. AUD_SD can be written high (as an enable). AUD_PWM needs to be a PWM signal. To generate this, pass the data from the BRAM to an instantiation of pwm.v, and pass the output of that PWM module to AUD_PWM.

Create a new project called quartersine and implement a quarter sine wave table. Record resource usage for this project too, as you will need to compare the implementations later. This resource will be helpful in implementation: https://zipcpu.com/dsp/2017/08/26/quarterwave.html. Make sure to remember that you only need 256/4 = 64 samples when you instantiate the BRAM on this project.

5.3 Create a simple major arpeggiator

A major scale in music sounds "happy". Minor progressions sound "sad". We're going to create a major arpeggio generator. A major arpeggio consists of a base note, a major third and a fifth⁸. As we saw in the Vihart video, this is just maths. If we have a frequency f, then the major third is just f*1.25, and the fifth is just f*1.5. We will finish off the arpeggio by completing the octave, which will be f*2.




Figure 2: The overview block diagram

So let's think about what we need to do to implement this:

- We need a counter to change the note every 500ms
- We will need a case statement, which, depending on the note, will change the rate at which we switch through the BRAM address
- We will need to read in switches to add to the base note we've chosen (middle C)

⁸Super simple arpeggio explanation for guitarists

• We will need a state to hold whether we are sending out an arpeggio, or just out base note.

With these items in mind, we know our always block might look something like this. In the code I wrote, I made f_base the highest frequency (lowest count). The example is very simple, and doesn't cater for switching between f_base output and arpeggio output. It is just meant to serve as a guide.

Listing 1: Example of "Top" for switching between notes

```
always @(posedge CLK100MHZ) begin
   PWM <= douta; // tie memory to the PWM out
   f_base[8:0] = 746 + SW[7:0]; // get our base frequency
   note_switch = note_switch + 1; // keep track of when to change notes
   if (note_switch == 50000000) begin
       note = note +1;
       note_switch = 0;
   end
   // Output divider to control frequency
   clkdiv <= clkdiv + 1;</pre>
   case(note)
       0: begin // base note
           if (clkdiv >= f_base*2) begin
              clkdiv[12:0] <= 0;
              addra <= addra +1;
           end
       end
       1: begin //1.5 times faster
           if (clkdiv >= f_base*3/2) begin
              clkdiv[12:0] <= 0;
              addra <= addra +1;
           end
       end
       2: begin // 1.25 faster
           if (clkdiv >= f_base*5/4) begin
              clkdiv[12:0] <= 0;
              addra <= addra +1;
           end
       end
       3: begin //2 times faster
           if (clkdiv >= f_base) begin
              clkdiv[12:0] <= 0;
              addra <= addra +1;
           end
```

```
end
    default: begin // Don't know what's happening, just output middle C
    if (clkdiv >= 1493) begin
        clkdiv[12:0] <= 0;
        addra <= addra +1;
    end
    end
    end
endcase;</pre>
```

5.4 Hand In

Submit the following as a single PDF:

- 1. Show evidence that the two implementations produce the same results. To do this:
 - Show screen captures of the test benches at t=0, t= 1/2 pi and t = pi (we're looking to see the changes in values in the output sine value at these points.) [6 marks]
 - To further elaborate on the above we want to see that the value passed to the PWM module on either side of those values of t follow the same progression.
- 2. List the resource and power usage of the both implementations [5 marks]
- 3. Write a paragraph or two on resource consumption of the FPGA. Talk about resource availability, resources used, effort in terms of implementation [5 marks]

Submit a video on YouTube showing the arpeggiator working. Make sure to have the volume loud enough. Please describe what you are showing in the video. [10 marks] The video should show the following:

- In base_f mode, toggle the switches to show that the frequency changes.
- Enable arpeggio mode and show that works by recording the output from a speaker
- Change the output frequency while in arpeggiator mode

References

[1] "Opencl - the open standard for parallel programming of heterogeneous systems," Jul 2013. [Online]. Available: https://www.khronos.org/opencl/