
PIC32CX-BZ2 Hardware Design Guidelines User's Guide

Introduction

This user guide describes the hardware design guidelines for integrating the PIC32CX1012BZ25048 System-on-Chip (SoC) in a custom design.

This document describes the following recommended guidelines to achieve the optimized RF performance and to reduce the time to market:

- Reference design and certain key aspects to be considered in the design for achieving optimized performance using the PIC32CX1012BZ25048 device
- Comprehensive design checklist that can be used for self-review of the PIC32CX1012BZ25048-based design
- Schematic and layout considerations for different sections of a reference design based on the PIC32CX1012BZ25048 device

Note: The snippets of schematics and layouts are provided from the reference design, unless otherwise specified. Schematic and layout snippets from the WBZ451 Curiosity Board were added for reference in the description of the corresponding figure.

Table of Contents

Introduction.....	1
1. Quick References.....	3
1.1. Reference Documentation.....	3
1.2. Acronyms and Abbreviations.....	3
2. Schematic Guidelines.....	4
2.1. Power Supply.....	4
2.2. External Clock Sources (Crystal).....	7
2.3. RF Front-end.....	8
2.4. Programming Interface.....	9
2.5. Required Test Points.....	10
2.6. Miscellaneous.....	11
3. Layout Guidelines.....	12
3.1. Reference PCB Stack-Up.....	12
3.2. Sensitive Traces.....	12
3.3. Power Supply	13
3.4. RF Traces and Components.....	20
3.5. Crystal Routing.....	25
3.6. Miscellaneous.....	27
4. Antenna Guidelines.....	29
5. Design Checklist	30
5.1. Schematic Checklist.....	30
5.2. PCB Layout Checklist.....	31
6. Document Revision History.....	33
Microchip Information.....	34
The Microchip Website.....	34
Product Change Notification Service.....	34
Customer Support.....	34
Microchip Devices Code Protection Feature.....	34
Legal Notice.....	34
Trademarks.....	35
Quality Management System.....	36
Worldwide Sales and Service.....	37

1. Quick References

1.1 Reference Documentation

For further details, refer to the following:

- *High-performance 2.4 GHz Multi-protocol Wireless MCUs and Modules, supporting Bluetooth® Low Energy and 802.15.4 protocols with 32-bit ARM® Cortex®-M4F, 2 Msps 12-bit ADC Data Sheet* (DS70005504)
- *PIC32CX-BZ2 Family Silicon Errata Sheet* (DS80001043)
- *WBZ451 Curiosity Board User's Guide* (DS50003367)

1.2 Acronyms and Abbreviations

Table 1-1. Acronyms and Abbreviations

Acronyms and Abbreviations	Description
CLDO	Core Low-Dropout
GND	Ground
LDO	Low-Dropout
LPA	Linear Power Amplifier
LPF	Low-Pass Filter
MLDO	Main Low-Dropout
MPA	Medium Power Amplifier
PCB	Printed Circuit Board
RX	Receiver
SoC	System-on-Chip
SOSC	Secondary Oscillator
SWD	Serial Wire Debug
SWO	Serial Wire Output
TX	Transmitter
UART	Universal Asynchronous Receiver-Transmitter
VDD	Voltage Drain Drain

2. Schematic Guidelines

2.1 Power Supply

The VDD_M power rail is the main power supply voltage rail connected to Pin 39 (VDD33), Pin 2 (PMU_VDDIO/ VPMU_VDDC) and Pin 48 (VPMU_VDDP). AVDD power rail is an analog power supply voltage rail connected to Pin 36 (AVDD).


Notes:

1. The same voltage level must be applied to VDD_M and VDD_A.
2. Matching the ramp rate to the ramp requirement of the device is recommended.

2.1.1 VDD_M Input Filter

The following figure illustrates the schematic snippet, highlighting the filtering requirement for VDD_M from the main power supply rail, VDD.


Figure 2-1. Filtering for Power Supply



2.1.2 AVDD Input Filter

The following figure illustrates the schematic snippet, highlighting the filtering requirement for AVDD. It can be either connected to the main power supply rail VDD_M or to a separate analog power supply VDD_A. By default, the FB3 ferrite bead is shown mounted on the reference design, assuming that a separate analog supply will be fed to the device. If a separate analog supply is not available on a specific custom design case, then connect AVDD to a main power supply rail VDD_M through the FB2 ferrite bead.


Figure 2-2. AVDD Input Filter



2.1.3 Input Decoupling Capacitor

The following figure focuses on the decoupling requirements for the power supply pins of the PIC32CX1012BZ25048 device. Place all the decaps closer to the power pins.

Figure 2-3. Input Decoupling Capacitor




2.1.4 Power Management Unit (PMU)

The PIC32CX1012BZ25048 device's PMU section has both a DC-DC converter and a Main Low-Dropout (MLDO). The following figure shows the external components required for the internal buck regulator (DC-DC section). Using

the same value of switching inductor (L1) and switching capacitor (C10) is recommended to get the same buck output performance.

The output of the DC-DC converter (buck) and MLDO is typically 1.35V and it is named “VDD_1P35V” power rail. The VDD_1P35V power rail is used to power the pins BUCK_CLDO (Pin 19), BUCK_BB (Pin 21), BUCK_PLL (Pin 24), BUCK_LPA (Pin 25) and BUCK_MPA (Pin 28).

Figure 2-4. Decoupling for DC-DC Section and VDDCORE




2.1.5 Core LDO (CLDO)

The device has an internal core LDO, and its output is connected to pin 18 (CLDO_O) to add an external decoupling capacitor. The output of the core LDO regulator is 1.2V, and it is named “VDD_1P2V”. Do not use this VDD_1P2V to power any other external circuitry. C11, referred to in Figure 2-4, must be placed closer to the pin followed by C12 in the Printed Circuit Board (PCB) layout.

2.1.6 Ground Paddle (GND)

The GND paddle of the PIC32CX1012BZ25048 device must be connected to the board GND.

Figure 2-5. GND Paddle Schematic Connection




2.2 External Clock Sources (Crystal)

This section details the schematic connection for the external clock sources of the PIC32CX1012BZ25048 device.

2.2.1 16 MHz Crystal

The 16 MHz crystal is the most critical part as this is the clock source for the RF section.

Figure 2-6. 16 MHz Crystal Schematic Connection




Note: The crystal load caps help to coarse tune the RF center frequency. The “Frequency Offset Calibration” process helps to further fine tune the center frequency to keep it within the required tolerance and, ideally, closer to 0.

2.2.2 Secondary Oscillator (SOSC) (32.768KHz) Crystal

The SOSC crystal circuit is not part of the reference design. For more details, refer to the *WBZ451 Curiosity Board User's Guide* design files. PA11 (Pin 45) and PA12 (Pin 46) on the PIC32CX1012BZ25048 device are SOSC pins.

Figure 2-7. SOSC (32.768 kHz) Crystal Schematic Connection



Note: For tuning the SOSC crystal frequency, the SOSC clock can be enabled and output on an I/O pin. For more details, refer to the *High-performance 2.4 GHz Multi-protocol Wireless MCUs and Modules, supporting Bluetooth Low Energy and 802.15.4 protocols with 32-bit ARM® Cortex®-M4F, 2 Msps 12-bit ADC Data Sheet*.

2.3 RF Front-end

The following schematic snapshots show the reference schematic design for the RF front-end with the Linear Power Amplifier (LPA) and Medium Power Amplifier (MPA) path shorted after the matching capacitors (C19 and C27). This is followed by a discrete Low-pass Filter (LPF) section, designed for filtering the harmonic frequencies. The RF test point (TP3) is recommended to add in the design for verifying the performance of the device in both the prototype and production stage.

Two separate reference designs are provided, one with a PCB antenna variant and another with a U.FL connector for connecting an external antenna. Each variant has its own network impedance-matching components.

Figure 2-8. PCB Antenna Reference Design – RF Front-end Schematic Connection






Figure 2-9. U.FL Connector Reference Design – RF Front-end Schematic Connection



2.4 Programming Interface


This section describes the programming and debugging interface of the PIC32CX1012BZ25048 device. This specific snapshot is taken from the WBZ451 Curiosity Board design. The pin Serial Wire Output (SWO) might not be required for general programming and debugging unless the program trace debugging is a requirement.

Figure 2-10. Programming Interface Schematic Connection



The following figure illustrates the pin-out of the Serial Wire Debug (SWD) interface required for interfacing with debuggers and/or programmers.


Figure 2-11. Programming Pin-out Schematic Connection



Note: For a reliable operation in a noisy environment, adding a pull-up resistor of value 10 kΩ to the SWDCLK pin (PB8) is recommended. In addition, the RC filter on the NMCLR line must be placed very close to the MCLR pin of the PIC32CX1012BZ25048 device.

The following figure illustrates the schematic connections for the RC filter to be added on the NMCLR pin.


Figure 2-12. NMCLR Schematic Connection



2.5 Required Test Points

This section describes the required test points for the PIC32CX1012BZ25048 SoC-based design. Adding test points for all power rails, including VDD_1P35V and VDD_1P2V, is recommended. This is required for debugging purposes.

Figure 2-13. Power Supply Test Point



In addition, adding pins for the Universal Asynchronous Receiver-Transmitter (UART) interface, such as PA5 (Tx) and PA6 (Rx), as test points is recommended. Interface to these UART pins is required for accessing the test

mode interface using the MCHPRT3 Radio Test Tool during validation, regulatory and production testing of the PIC32CX1012BZ25048 design.


For meeting programming requirements, test points for programming interface pins (SWDIO, SWDCLK, NMCLR, VDD, GND) must be added in design.

For verifying the RF performance of the design in the production and prototype stages, adding an RF test point in the RF trace between the LPF section and the antenna network matching section is required.

2.6 Miscellaneous

- All unused or unconnected pins must be left floating with the pin configured as Input with Pull-up. This helps to ensure the design achieves the lowest power consumption.
- It is required to add a resistor of value 30 k Ω \pm 1% to the EXTRA_48K pin 20 of the PIC32CX1012BZ25048 device. This is required to set the internal bias voltage.

Figure 2-14. Schematic Connection for EXTRA_48K



- The peripheral functionality on the WBZ451 Curiosity Board design is only for reference purposes. The user is free to choose the peripheral functionality based on their design needs. Refer to the PPS functionality described in the *High-performance 2.4 GHz Multi-protocol Wireless MCUs and Modules, supporting Bluetooth Low Energy and 802.15.4 protocols with 32-bit ARM® Cortex®-M4F, 2 Msps 12-bit ADC Data Sheet*.
- Add a placeholder for the RF shield in the schematic and the layout. This allows the RF shield to be added if required at a later stage of evaluation.

3. Layout Guidelines

3.1 Reference PCB Stack-Up

This section provides the reference PCB stack-up for a 4-layer design with 0.8 mm as PCB thickness. The reference design provided is based on the module design.

Note: If a different PCB stack-up with a different PCB thickness is required to meet the end design constraints, be sure to meet the required controlled impedance for the RF trace by maintaining the same height between layer-1 (Top layer) and layer-2 (Inner layer 1) to maintain the same trace width and spacing requirements.

Following the guidelines below is recommended for achieving the best performance:

- Top layer – Used for RF traces and signal routing
- Inner layer 1 – Used for ground plane. Ensure this ground plane is not broken by any signal traces. This ground layer must be selected immediately below the layer containing the RF traces routed from the PIC32CX1012BZ25048 device to the antenna.
- Inner layer 2 – Used for routing power traces and signal traces. Instead of using the entire plane, power traces must be routed as thick trace sufficient (around 20 mil) to minimize IR drop. The remaining part of the plane must be filled with ground polygon pour.
- Bottom layer – Used for power and signal traces

Table 3-1. Recommended PCB Stack-up

Layer Name	Layer Type	Stack-Up Details			
		Materials (um)	Finished (um)	Tolerance (um)	DK
S/M	Solder mask	—	10	—	—
TOP signal	Copper(T oz+plating)	12	35.00	±15	—
—	2116 RC55	120	220.00	±22	4.3
—	2116 RC55	120			
L2 gnd	Copper(1 oz)	35	30.00	±10	—
—	Core 130 mm	130	130.00	±10	4.3
—	Copper(1 oz)	35	30.00	±10	—
—	2116 RC55	120	220.00	±22	4.3
—	2116 RC55	120			
Bottom signal	Copper(T oz+plating)	12	35.00	±15	—
S/M	Solder mask	—	10	—	—
Laminated thickness	—	—	700	±10%	—
Overall thickness	—	—	800	±100	—

3.2 Sensitive Traces

Traces connecting to the following pins are sensitive to noise and must be isolated from signal traces/noise source with guard GND vias/GND polygon pour.

- BUCK_PLL


- BUCK_LPA, BUCK_BB, BUCK_CLDO
- BUCK_MPA
- AVDD
- EXTRA_48K
- XO_P/XO_N
- LPA_OUT
- MPA_OUT
- PMU_VDDIO, VPMU_VDDP
- NMCLR
- CLDO_O

3.3 Power Supply

This section describes the recommended layout guidelines with respect to power supply.

1. Place the decoupling capacitors as close to the device pin as possible. The following figure illustrates the best possible placement of all the decoupling capacitors for the PIC32CX1012BZ25048 design. To achieve this, fanning out of certain GPIOs are done with the help of traces routed towards the GND paddle followed by a via to other layers. For example, refer to pin PB11 (pin 44) in the following figure.


Figure 3-1. Top Layer Overlayed with Top Assembly



2. Ensure the loop formed by the trace from pin 1 (PMU_BK), PMU switching inductor (L1), decoupling capacitor (C10), pin 3 (PMU_MLDO) and decoupling capacitor (C9) is as short as possible. The following figure shows the best placement for these components. It is recommended to replicate this placement in the design. Ensure the trace from C10 to pin 3 (PMU_MLDO) is routed through a via to inner layer 3.


Note: The trace is intentionally routed such that the trace after via might pass through C9 before routing to pin 3. This allows for better filtering.

Figure 3-2. PMU Output Loop




3. Ensure the decoupling capacitor to pin 28 (BUCK_MPA) is placed closer to the device pin, and, also, route the trace, such that the trace after via might pass through the decoupling capacitor (C18) before routing to pin 28.

Figure 3-3. BUCK_MPA




4. All power supply traces must have heavy copper fill planes to ensure the lowest possible resistance.
5. All decoupling capacitors must have a dedicated ground via placed next to the GND pad of the capacitor.

Figure 3-4. Power Traces and GND Via




- For the connection from the primary supply trace VDD and VDD_M, use redundant vias for connecting between layers as highlighted (in Yellow) in the following figure. Also, it is recommended that large vias be used for the power supply trace to lower the inductance. The recommended via size might be 8/16 mil (hole size/diameter).

Figure 3-5. Power Supply Routing Vias



7. Inner layer 1 must be fully dedicated to GND and must not be used for routing signal/power traces. The bottom side of the PCB antenna must be free from copper. Keep enough clearance on all the layers as per the antenna recommendation. Also, the U.FL connector area must not have any conductive traces; therefore, keep the polygon cutout on this area, otherwise it impacts the impedance matching for the U.FL antenna.

Figure 3-6. Inner Layer 1(GND)



8. Use inner layer 2 for power and signal routing. Fill the unused areas with the GND copper pour.

Figure 3-7. Inner Layer 2






Figure 3-8. Bottom Layer Overlaid with Top Assembly



9. Figure 3-8 shows the routing of the VDD_M and VDD_1P35V traces in the bottom layer with the top assembly overlaid. Ensure the routing topology for VDD_1P35V as in the reference design with a star topology ensuring the lowest IR drop for the power rail routed to the power supply pins. Routing the VDD_1P35V trace to the following pins with isolated traces is recommended as follows:
 - a. Pin 19 (BUCK_CLDO), pin 21 (BUCK_BB) and pin 25 (BUCK_LPA)
 - b. Pin 24 (BUCK_PLL)
 - c. Pin 25 (BUCK_MPA)
10. The VDD_1P35V trace of pin 24 (BUCK_PLL) is intentionally separated from trace to pin 19 (BUCK_CLDO), pin 21 (BUCK_BB) and pin 25 (BUCK_LPA). This is done to avoid coupling of any noise onto BUCK_PLL. Also, wherever possible, these two adjacent VDD_1P35V traces in the bottom layer were isolated with GND polygon pour and vias.
11. The GND paddle of the device must be connected to the GND of the host board through a grid of 4x4 vias with a minimum via size of 6/14 mil (hole size/diameter). The same is shown in the following figure. The vias are to be evenly spread out by about 1.2 mm from each other. This allows for a better GND connection and helps with improved thermal performance.

Figure 3-9. Recommended GND via Placement for GND Paddle




12. Place sufficient GND vias throughout the board in feasible areas to ensure the least possible inductance to the ground path.
13. Place GND vias at the edge of the design to improve the ESD/EMC performance.

3.4 RF Traces and Components

This section describes the recommended layout guidelines with respect to RF trace routing:

1. The RF trace routed from pins LPA_OUT (26) and MPA_OUT (27) of the PIC32CX1012BZ25048 device must be designed for a 50 Ω impedance-controlled trace.
2. Be sure to isolate the RF trace from LPA_OUT and MPA_OUT until the junction of series-matching components are as they are in the reference layout design shown in [Figure 3-10](#). A GND polygon pour with a GND via must be added in between the RF traces from LPA_OUT and MPA_OUT.
3. In this specific reference layout, RF traces are routed with a thickness of 0.302 mm with spacing to GND polygon pour at 0.158 mm. The following figure illustrates the recommended PCB stack-up details.

Figure 3-10. RF Front-end Trace Routing Overlaid with Top Assembly



4. Place guard ground vias along the RF trace on either side of the trace. The PCB layer directly below the RF trace must have a ground polygon pour.
5. Do not route any signal traces below the RF trace on all the other layers. Also, do not route any signal traces adjacent to the RF trace. The following figure illustrates the locations within inner layer 2 and all the signal traces that are routed away from the RF traces.

Figure 3-11. Inner Layer 1 – RF Section




Figure 3-12. Inner Layer 2 – RF Section






Figure 3-13. Bottom Layer – RF Section




6. Do not use thermal relief pads for the ground pads of all components in the RF front-end. These pads must be completely connected to the ground copper polygon pour using the direct connect style. Place dedicated vias to ground for all these individual shunt components.

Figure 3-14. Reference Placement of Guard Ground Vias



7. Keep any components that may radiate noise or signals within the 2.4 to 2.5 GHz frequency band away from the antenna and the RF traces, and, if possible, shield these components. Any noise radiated from the board in this frequency band degrades the RF performance of the module.
8. Adding the RF test point as shown in the following figure is recommended. The circular ring around the RF test point is for the GND contact for the probe from the socket. This test point must be designed based on the recommendation of the probe structure in the test socket design. The purpose of this test point is for the measurement of RF parameters in the production test. In the production test fixture, ensure the antenna is detuned sufficiently so that the maximum RF power is coupled to the RF test point instead of the antenna.

Figure 3-15. RF Test Point in Bottom Layer with Bottom Solder Mask and Top Assembly Overlaid




3.5 Crystal Routing

This section describes the recommended layout guidelines with respect to crystal routing:


1. Keep the traces from the device pads to the crystal as short as possible.
2. Place the guard ground vias all along the trace routed to crystal. See [Figure 3-16](#) for the entire area around the trace to pin 22 (XO_N) and pin 23 (XO_P).
3. Surround the area around the crystal with ground polygon pour, and place sufficient ground vias in this polygon pour.
4. Do not route any signal traces below the crystal area in all the other layers. Also, do not route any signal traces adjacent to the crystal trace. Specific care must be taken to isolate any known noisy signal traces, such as GPIOs intended to be fast toggling, from crystal traces with proper polygon ground pour and sufficient GND vias.

Figure 3-16. Recommended 16 MHz Crystal Placement



5. Like [Figure 3-16](#), SOSC (32.768 kHz) crystal is to be placed as shown in the following figure. This is a layout snippet from the WBZ451 Curiosity Board.

Figure 3-17. Recommended 32.768 kHz Crystal Placement



3.6 Miscellaneous

This section describes the general layout guidelines.

1. Keep any large metal objects as far away from the antenna as possible to avoid electromagnetic field blocking.
2. Avoid enclosing the antenna in a metal shield.
3. Keep any components that may radiate noise or signals within the 2.4 GHz to 2.5 GHz frequency band away from the antenna and, if possible, shield those components. Any noise radiated by the Host board in this frequency band reduces the device's sensitivity.
4. Ensure that the traces route directly through the pads of the filter capacitors and not by a stub route. The following figure illustrates the correct way to route through a capacitor pad.

Figure 3-18. Correct Routing Through Filtering Capacitor Pad





Figure 3-19. Incorrect Stub Routing to Filtering Capacitor Pad



4. Antenna Guidelines

1. External antenna certified with the WBZ451 module based on the PIC32CX1012BZ25048 device are listed on the WBZ451 Data Sheet. Refer to the *High-performance 2.4 GHz Multi-protocol Wireless MCUs and Modules, supporting Bluetooth Low Energy and 802.15.4 protocols with 32-bit ARM® Cortex®-M4F, 2 Msps 12-bit ADC Data Sheet* for more information. If any other antenna is chosen because of some end-product constraints, ensure that the antenna covers the desired frequency band, from 2.4 to 2.5 GHz.
2. If any other antenna (PCB antenna or Chip antenna) is chosen, follow the footprint and other layout recommendations as per the antenna data sheet/guidelines.
3. Ensure the dimension of the ground plane in the board meets the dimension requirement specified in the antenna data sheet. A reduced ground plane dimension might reduce the efficiency achieved with the same antenna.
4. Place the antenna impedance-matching components as close to the antenna pad as possible.

5. Design Checklist

This section is intended to be used by a designer for self-review of their PIC32CX designs. This section is a consolidation of all the guidelines recommended for a PIC32CX design.

5.1 Schematic Checklist

Table 5-1. Schematic Checklist

S.No	Item Description	Verified (Yes/No)	Remarks
1	Verify the decoupling capacitor requirements are met for all power supply pins (VDD, VPMU_VDD, VPMU_VDD, AVDD).		
2	Verify the decoupling capacitor requirements are met for all the BUCK power supply pins (BUCK_CLDO, BUCK_BB, BUCK_PLL, BUCK_MPA and BUCK_LPA).		
3	Verify the decoupling capacitor requirements are met for all the CLDO_O pins.		
4	Verify the filtering requirement (Ferrite beads) for AVDD and power rail.		
5	Verify the LC circuit components for DC-DC section is as per the recommendation, and verify that the same part numbers are being used.		
6	Is GND paddle connected to GND?		
7	Is power budgeting performed to ensure the power source is capable to supply the required current to the circuit in all functional conditions? It might be required to choose a power supply with maximum current handling at 125-130% of the estimated power budget.		
8	Verify whether the chosen 16 MHz RF crystal meets the following requirements: <ol style="list-style-type: none"> 1. Frequency 2. Frequency tolerance including temperature and aging 3. Load capacitance requirements of both crystal and device 		
9	Verify the addition of the 32.768 kHz crystal to the design.		
10	Verify that the design replicates the reference design for the RF section with same components and schematic.		
11	Verify the addition of test points for the programming interface (SWDIO, SWDCLK, NMCLR, VDD, GND), critical power rails (VDD_1P35V and VDD_1P2V), RF and UART interface for regulatory testing (such as PA5 (Tx) and PA6 (Rx)).		
12	Verify the addition of pull-up resistor of value 10 kΩ to the SWDCLK.		
13	Verify the addition of recommended bias resistor to pin 20 (EXTR).		
14	Verify the addition of current limiting resistors for I/O pins interfaced to LED, buttons and so on.		
15	Verify the addition of an RF shield placeholder in design.		

.....continued

S.No	Item Description	Verified (Yes/No)	Remarks
16	For unused pins, review the recommendation and handle the pin status accordingly.		

5.2 PCB Layout Checklist

Table 5-2. PCB Layout Checklist

S.No	Item Description	Verified (Yes/No)	Remarks
1	Verify whether the PCB stack-up matches with the reference design for achieving the best performance.		
2	Verify that the decoupling capacitors for all power supply pins (VDD, VPMU_VDD, VPMU_VDD, AVDD), BUCK power supply pins (BUCK_CLDO, BUCK_BB, BUCK_PLL, BUCK_MPA and BUCK_LPA) and CLDO_O are placed closest possible to the IC pin.		
3	Verify the PCB trace thickness for power rail is adequate for the estimated current consumption.		
4	Verify that all the decoupling capacitors have a dedicated GND via placed adjacent to the GND pad. Avoid sharing the GND via for different components.		
5	Verify the loop formed PMU_BK, PMU switching inductor, decoupling capacitor and PMU_MLDO is as short as possible. Replicate this section of design as it is in the reference design.		
6	Verify the addition of redundant vias for power rails and GND, wherever possible.		
7	Verify that there are no signal or power traces routed in the Inner layer 1 (Layer immediately below the device/RF traces). Dedicating this layer for GND is recommended.		
8	Ensure the PCB routing topology for the 1P35V trace is as per the reference layout for achieving the best performance with least IR voltage drop.		
9	Verify the addition of grid of 4x4 vias with the recommended via size and spacing.		
10	Verify with the PCB vendor and confirm that the single-ended impedance of RF trace is 50Ω.		
11	Verify the placement of guard GND vias all around the RF trace.		
12	Verify that there are no traces routed and no polygon pour split (such as, reference plane split) in all the layers under the RF routing area.		
13	Verify that all the shunt components in the RF section use direct connect polygon style instead of the usual thermal relief polygon connect style.		

.....continued			
S.No	Item Description	Verified (Yes/No)	Remarks
14	Verify that the trace to crystal from device pins is as short as possible and also covered with guard GND vias and polygon pour on either side to improve isolation.		
15	Ensure the test points of critical power rails are sufficiently isolated from noise sources.		
16	Verify the addition of placeholder RF shield footprint in the PCB layout.		
17	Verify the addition of RF test point in the RF trace for production test.		
18	Verify the addition of GND stitching vias in the entire board area wherever possible and at the PCB edges.		
19	Verify there are no errors by running a Design Rule Checking (DRC) check provided by the CAD tool.		

6. Document Revision History

Revision	Date	Section	Description
A	10/2022	Document	Initial revision

Microchip Information

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded

by updates. It is your responsibility to ensure that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet- Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePicta, TimeProvider, TrueTime, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, GridTime, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, KoD, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2022, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-1343-5

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: www.microchip.com/support Web Address: www.microchip.com	Australia - Sydney Tel: 61-2-9868-6733 China - Beijing Tel: 86-10-8569-7000 China - Chengdu Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588 China - Dongguan Tel: 86-769-8702-9880 China - Guangzhou Tel: 86-20-8755-8029 China - Hangzhou Tel: 86-571-8792-8115 China - Hong Kong SAR Tel: 852-2943-5100 China - Nanjing Tel: 86-25-8473-2460 China - Qingdao Tel: 86-532-8502-7355 China - Shanghai Tel: 86-21-3326-8000 China - Shenyang Tel: 86-24-2334-2829 China - Shenzhen Tel: 86-755-8864-2200 China - Suzhou Tel: 86-186-6233-1526 China - Wuhan Tel: 86-27-5980-5300 China - Xian Tel: 86-29-8833-7252 China - Xiamen Tel: 86-592-2388138 China - Zhuhai Tel: 86-756-3210040	India - Bangalore Tel: 91-80-3090-4444 India - New Delhi Tel: 91-11-4160-8631 India - Pune Tel: 91-20-4121-0141 Japan - Osaka Tel: 81-6-6152-7160 Japan - Tokyo Tel: 81-3-6880-3770 Korea - Daegu Tel: 82-53-744-4301 Korea - Seoul Tel: 82-2-554-7200 Malaysia - Kuala Lumpur Tel: 60-3-7651-7906 Malaysia - Penang Tel: 60-4-227-8870 Philippines - Manila Tel: 63-2-634-9065 Singapore Tel: 65-6334-8870 Taiwan - Hsin Chu Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830 Taiwan - Taipei Tel: 886-2-2508-8600 Thailand - Bangkok Tel: 66-2-694-1351 Vietnam - Ho Chi Minh Tel: 84-28-5448-2100	Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany - Garching Tel: 49-8931-9700 Germany - Haan Tel: 49-2129-3766400 Germany - Heilbronn Tel: 49-7131-72400 Germany - Karlsruhe Tel: 49-721-625370 Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Germany - Rosenheim Tel: 49-8031-354-560 Israel - Ra'anana Tel: 972-9-744-7705 Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Italy - Padova Tel: 39-049-7625286 Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340 Norway - Trondheim Tel: 47-72884388 Poland - Warsaw Tel: 48-22-3325737 Romania - Bucharest Tel: 40-21-407-87-50 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820