


Compiler Runtime Optimization:


Fast **pivot** Function for MLIR's Presburger


Library Through **Vectorization** and **Integer Arithmetic in FPU**













Prove you are human:





0.1 + 0.2 = 0.3000000000000000000004

111.0 + 222.0 = 333.0 🗸



```
"int24_t"
```

Sign - 1 bit
Exponent - 8 bits => int24_t
Mantissa - 23 bits

(bit index)

fraction (23 bits)

100000000000000000000000000000

= 0.15625

```
Prove you are human:

2^24 + 1 =

ELCOME TO

HE SECRET

OT INTERNET
```

```
(2<sup>24</sup> - 1) + 1 = 2<sup>24</sup> 
2<sup>24</sup> + 1 = 2<sup>24</sup> Overflow!
```

23 22

sign exponent (8 bits)

31 30

Floating Point Status register

#######################################	#####	#########	#####	/####	#####	#####	#####	#####	#####	#####	#####	#####	#####	#####	#####	###
<pre># Layout of the MXCSR register. Diagram #</pre>	+	+	+		·	+	+		 		+	+	+	+	+	+ #
<pre># converted to ASCII-art from Figure 10-3 #</pre>	15	14 13	12	11	10	9	8	7	6	5	4	3	2	1	0	#
<pre># in the Intel 64 and IA-32 Architectures #</pre>	+	+	+	·	+	·	+		 		+	+	+	+	+	+ #
<pre># Software Developer's Manual, Volume 1. #</pre>	FZ	RC	PM	UM	MO	ZM	DM	IM	DAZ	PE	UE	0E	ZE	DE	ΙE	#
# #####################################																#
# Flush to Zero																#
# Rounding Control																#
# Precision Mask																#
# Underflow Mask																#
# Overflow Mask																#
# Divide-by-Zero Mask																#
# Denormal Operation Mask																#
# Invalid Operation Mask																#
# Denormals Are Zeros																#
# Precision Flag																#
# Underflow Flag																#
# Overflow Flag																#
# Divide-by-Zero Flag																#
# Denormal Flag																#
# Invalid Operation Flag																#
#######################################																

x86 Overflow-aware Multiply and Add

Floating point could be faster than integer when vectorized and overflow-checked

	Integer	Floating points					
Scalar	Clang's provides extension: boolbuiltin_add_overflow (type1 x, type2 y, type3 *sum) Compiles to SETO - Set if Overflow						
Vectorized	No micro-architecture support, require additional arithmetic: vpaddw %zmm4,%zmm2,%zmm3 # Add vpaddsw %zmm2,%zmm4,%zmm2 # Add with saturation vpcmpneqw %zmm3,%zmm2,%k1 # compare kord %k1,%k0,%k0 # XOR vpmullw %zmm1,%zmm3,%zmm2 # Multiply vpmulhw %zmm1,%zmm3,%zmm3 # Multiply high bits vpsraw \$0xf,%zmm2,%zmm5 # shift vpcmpneqw %zmm3,%zmm5,%k1 # compare kord %k0,%k1,%k0 # XOR	Library function feclearexcept and fetestexcept: to read and reset floating point overflow and imprecision status register Status register is accumulative, unless feclearexcept is called. Single-time overhead, approx 1 ns.					

11vm-mca and Zen 3

```
float * src1_ptr, src2_ptr, src3_ptr, dst_ptr;
for (uint32_t i = 0; i < size; i += 1){}
    dst_ptr[i] = src1_ptr[i] * src2_ptr[i] + src3_ptr[i];
                                                      Fron
                                                                                                   Dispatch
                                                                                                  ≤ 6 mops/cycle
$ llvm-mca-15 -mcpu=znver3 x.s
                                                                                                               ≤ 8 mops
                                                                                                                                    ≤ 4 mops
Iterations:
                     100
                                                                                                                                                꾸
Instructions:
                     600
                                                              RCU
                                                                                                         Retire Queue
                                                                            Rename/Allocate
                                                                                                                            Rename/Allocate
                                                                                                           224 entries
Total Cycles:
                     413
Total uOps:
                     600
                                                                                                                          Non-Scheduling Queue
                                                                 ALQ0 ALQ1 ALQ2 ALQ3
                                                                                          AGQ
                                                                                                                                64 entries
Dispatch Width:
                                                                                         28 entries
uOps Per Cycle:
                     1.45
                                                                                                                            Scheduling Queue
                                                                                                                 LDCVT
IPC:
                     1.45
Block RThroughput: 3.0
                                                                          Physical Register File
                                                                                                                       Physical Register File
                                                                               180 entries
Instruction Info:
[1]: #u0ps
[2]: Latency
                                                                           Forwarding Muxes
                                                                                                                            Forwarding Muxes
[3]: RThroughput
[4]: MayLoad
                                                                                                                         FADD FMA FADD FMA
                                                                                    AGU0 AGU1
                                                                                              AGU2
[5]: MayStore
[6]: HasSideEffects (U)
                                                      X
                                                Instructions:
Г17
        [2]
                Γ3 7
                        [4]
                                [5]
                                        Γ67
                                                vmovups 32(%rcx,%rdi,4), %ymm1
                0.50
         8
                0.50
                                                vmovups 32(%rbx,%rdi,4), %ymm3
                                                vfmadd213ps (%rdx,%rdi,4), %ymm0, %ymm2
                0.50
                                                                  32(%rdx,%rdi,4), %ymm1, %ymm3
                0.50
                                                vfmadd213ps
                1.00
                                                vmovups %ymm2, (%rdx,%rdi,4)
                                 *
                1.00
                                                vmovups %vmm3, 32(%rdx,%rdi.4)
```

11vm-mca and Zen 3

```
int * src1_ptr, src2_ptr, src3_ptr, dst_ptr;
for (uint32_t i = 0; i < size; i += 1){
    dst_ptr[i] = src1_ptr[i] * src2_ptr[i] + src3_ptr[i];
                                                      Fron
                                                                                                     Dispatch
                                                                                                   ≤ 6 mops/cycle
$ llvm-mca-15 -mcpu=znver3 x.s
                                                                                                                ≤ 8 mops
                                                                                                                                     ≤ 4 mops
Iterations:
                     100
                                                                                                                                                 꾸
Instructions:
                      800
                                                               RCU
                                                                                                          Retire Queue
                                                                             Rename/Allocate
                                                                                                                              Rename/Allocate
Total Cycles:
                     409
                                                                                                            224 entries
Total uOps:
                      800
                                                                                                                           Non-Scheduling Queue
                                                                  ALQ0 ALQ1 ALQ2 ALQ3
                                                                                           AGQ
                                                                                                                                 64 entries
Dispatch Width:
                                                                                          28 entries
uOps Per Cycle:
                     1.96
                                                                                                                             Scheduling Queue
                                                                                                                   LDCVT
TPC:
                     1.96
Block RThroughput: 4.0
                                                                           Physical Register File
                                                                                                                        Physical Register File
                                                                                180 entries
Instruction Info:
[1]: #u0ps
[2]: Latency
                                                                            Forwarding Muxes
                                                                                                                             Forwarding Muxes
[3]: RThroughput
[4]: MayLoad
                                                                                     AGU0 AGU1
                                                                                                                          FADD FMA FADD FMA
[5]: MayStore
[6]: HasSideEffects (U)
                                                      X
                                [5]
                                        Γ67
                                                Instructions:
Γ17
        [2]
                [3]
                        [4]
                0.50
                                                vmovdqu -96(%rbx,%rdx), %ymm0
                0.50
                                                vmovdqu -64(%rbx,%rdx), %ymm1
                0.50
                                                vpmulld -96(%rdi,%rdx), %ymm0, %ymm0
                0.50
                                                vpmulld -64(%rdi,%rdx), %ymm1, %ymm1
                0.50
                                                vp<mark>add</mark>d
                                                          -96(%rcx,%rdx), %ymm0, %ymm0
                0.50
                                                vpaddd
                                                          -64(%rcx,%rdx), %ymm1, %ymm1
                1.00
                                                vmovdqu %ymm0, -96(%rcx,%rdx)
```

The pivot function


Linear programming solver in MLIR's Presburger Library using simplex method: Maximize or Minimize a objective function, subject to constraints

 Hot loop: multiply and add each row with the pivot row and some constant overflow-checked element-wise 2x mul and 1x add


Previous work

FPL: Fast Presburger Arithmetic through Transprecision

- Main performance bottleneck
- Most elements in the matrix have small value
 - > 99% of the observed numbers fits inside 16-bit integers



Transprecision




to compute overflow

pivot()


high

Transprecision



pivot()

Benchmark



- Zen 4 @ 4.5 GHz
- 30-row by 19-column matrix
- FADD units are idle
- Zen 4 is not good at register load and store

The End

Discovery: Ilvm-mca 🤔

```
$ llvm-mca-15 -mcpu=znver2
                                                                                   $ llvm-mca-15 -mcpu=znver3
/dev/shm/llvm/project/llvm/test/tools/llvm-mca/X86/Znver2/resources-fma.s
                                                                                   /dev/shm/llvm/llvm-project/llvm/test/tools/llvm-mca/X86/Znver3/
                                                                                   Iterations:
Iterations:
                                                                                                       100
Instructions:
                   19200
                                                                                   Instructions:
                                                                                                       19200
Total Cycles:
                   115203
                                                                                   Total Cycles:
                                                                                                      105603
Total uOps:
                   19200
                                                                                   Total uOps:
                                                                                                      19200
Dispatch Width:
                                                                                   Dispatch Width:
uOps Per Cycle:
                                                                                   uOps Per Cycle:
                   0.17
                                                                                                       0.18
IPC:
                   0.17
                                                                                   IPC:
                                                                                                       0.18
Block RThroughput: 96.0
                                                                                   Block RThroughput: 192.0
Instruction Info:
                                                                                   Instruction Info:
[1]: #u0ps
                                                                                   [1]: #u0ps
[2]: Latency
                                                                                   [2]: Latency
[3]: RThroughput
                                                                                   [3]: RThroughput
                                                                                   [4]: MayLoad
[4]: MayLoad
[5]: MayStore
                                                                                   [5]: MayStore
[6]: HasSideEffects (U)
                                                                                   [6]: HasSideEffects (U)
Γ17
       Γ27
              ГЗΊ
                     Γ47
                            Γ57
                                   Γ67
                                           Instructions:
                                                                                   Γ17
                                                                                          Γ27
                                                                                                  [3]
                                                                                                         Γ47
                                                                                                                Γ57
                                                                                                                       Γ67
                                                                                                                              Instructions:
                                                         %xmm0, %xmm1, %xmm2
              0.50
                                          vfmadd132pd
                                                                                           4
                                                                                                  1.00
                                                                                                                              vfmadd132pd
                                                                                                                                             %xmm0.
                                                                                           11
              0.50
                      *
                                           vfmadd132pd
                                                         (%rax), %xmm1, %xmm2
                                                                                                  1.00
                                                                                                                              vfmadd132pd
                                                                                                                                             (%rax),
```

https://github.com/llvm/llvm-project/issues/59325