

RV8GR CPU
34 logic chips + ROM + RAM = 36 packages
No microcode, 3-cycle execution

IBUS[7:0]

Derived Control

- IBUS0
- IBUS1
- IBUS2
- IBUS3
- IBUS4
- IBUS5
- IBUS6
- IBUS7

- ADDR_REQ
- /ADDR_MODE
- PC_INC
- /PC_LD
- /IRL_OE
- /AC_BUF
- BUF_OE_N
- WR_DIR
- ACC_CLK
- PG_CLK
- DP_Load
- EL_decode

DBUS[7:0]

- DBUS0
- DBUS1
- DBUS2
- DBUS3
- DBUS4
- DBUS5
- DBUS6
- DBUS7

ABUS[15:0]


- ABUS0
- ABUS1
- ABUS2
- ABUS3
- ABUS4

34 logic chips + ROM + RAM = 36 packages
RV8 Project


Sheet: /
File: RV8GR.kicad_sch

Title: RV8GR – Top Level – RV8GR CPU


Size: A4	Date:	Rev: v2.0
KiCad E.D.A. 10.0.4		Id: 1/1




Sheet: /		
File: CLK_RST.kicad_sch		
Title: RV8GR – CLK_RST Module		
Size: A4	Date:	Rev: v2.0
KiCad E.D.A. 10.0.4		Id: 1/1




Sheet: /	
File: PC.kicad_sch	
Title: RV8GR – PC Module	
Size: A4	Date:
KiCad E.D.A. 10.0.4	Id: 1/1



Sheet: /		
File: ADDR_MEM.kicad_sch		
Title: RV8GR – ADDR_MEM Module		
Size: A4	Date:	Rev: v2.0
KiCad E.D.A. 10.0.4	ABUS3	Id: 1/1





Sheet: /		
PR: ALU_AC.kicad_sch		
Title: RV8GR – ALU_AC Module		
Size: A4	Date:	
KiCad E.D.A. 10.0.4	Rev: v2.0	
		Id: 1/1

