
# VGA (Video Graphics Array)

Here we consider an 8 color 640-480 pixel resolution interface for the CRT



The electron gun generates a focused electron beam that strikes the phosphor screen


The intensity of the electron beam and the brightness of the dot are determine by the voltage level of the external video input signal (mono signal)

The mono signal is an analog signal whose voltage level is between 0 and 0.7 V


The horizontal and vertical deflection coils produce magnetic fields guide the electron beam to points on the screen

# VGA (Video Graphics Array)

The electron beam scans the screen systematically in a fixed pattern



The horz and vert. osc. and amps gen. sawtooth wfms to control the deflection coils



# VGA (Video Graphics Array)

A color CRT is similar except that it has **three** electron beams, that are projected to the red, green and blue phosphor dots on the screen

The three dots are combined to form a **pixel** 

The three voltage levels determine the intensity of each and therefore the color.

The VGA port has **five** active signals, hsync, vsync, and **three video signals** for the red, green and blue beams

They are connected to a 15-pin D-subminiature connector

The *video signals* are analog signals -- the video controller uses a D-to-A converter to convert the digital output to the appropriate analog level

If video is represented by an N-bit word, it can be converted to 2<sup>N</sup> analog levels.

Three video signals can generate 2<sup>3N</sup> different colors (called *3N-bit color*)


If 1-bit is used for each video signal, we get 2<sup>3</sup> or 8 colors

If all three video signals are driven from the same 1-bit word, we get black&white

For the former case:

Red (R)	Green (G)	Blue (B)	Resulting color
0	0	0	black
0	0	1	blue
0	1	0	green
0	1	1	cyan
1	0	0	red
1	0	1	magenta
1	1	0	yellow
1	1	1	white

The video controller generates the sync signals and outputs data pixels serially



The **vga\_sync** generates the timing and synchronization signals

The *hsync* and *vsync* are connected directly to the VGA port

These signals drive internal counters that in turn drive *pixel\_x* and *pixel\_y*The *video\_on* signal is used to enable and disable the display

*pixel\_x* and *pixel\_y* indicate the relative positions of the scans and essentially specify the location fo the current pixel

The **pixel generator circuit** generates three video signals -- the **rgb** signal The color value is derived from the external control and data signals


The vga\_sync circuit generates the *hsync* signal, which specifies the time to traverse (scan) a row, while the *vsync* signal specifies the time to traverse the entire screen

Assume a 640x480 VGA screen with a 25-MHz *pixel rate* (known as VGA mode)

The screen usually includes a small black border around the visible portion

The top-left is coordinate (0, 0) while the bottom right is coordinate (639,479)

One full period of the *hsync* signal contains 800 pixels and is divided into 4 regions:



- **Display**: Visible region of screen -- 640 pixels.
- Retrace: Region in which the electron beam returns to left edge. Video signal is disabled and its length is 96 pixels.
- **Right border**: Also known as the *front porch* (porch before retrace). Video signal is disabled and its length is 16 pixels (may differ depending on monitor).
- **Left border**: Also known as the *back porch*. Video signal is disabled and its length is 48 pixels (may differ depending on monitor).

The *hsync* signal is obtained by a special **mod-800 counter** and a decoding circuit.


The *counter* starts from the beginning of the display region.

This allows the counter's output to be used as the x-axis coordinate or *pixel\_x* signal.

The *hsync* is low for the counter interval 656 (640+16) to 751 (640+16+96-1).

The *h\_video\_on* signal is used to ensure that the monitor is black in the border regions and during retrace. It is asserted when the counter is smaller than 640.

## Vertical synchronization:



The time unit of the movement is in terms of the horizontal scan lines. One period of the *vsync* signal is 525 lines, and has a corresponding set of four regions.

A counter is also used here with the output defining the *pixel\_y* coordinate.

vsync goes low when line count is 490 or 491.

*v\_video\_on* is asserted only when line count is less than 480.

We assumed the pixel rate was 25 MHz -- this allows 60 screen refreshes/second (anything less results in flicker).

s = 60 screens/second \* 525 lines/screen \* 800 pixels/line = 25.2 Mpixels/sec.

## **HDL Implementation**

The circuit is implemented with two special counters, a mod-800 counter and a mod-525 counter.

The 100 MHz clock is 'divided down' using an *enable tick* to enable or pause the counting.

This  $p\_tick$  signal is routed to an output port to coordinate the operation of the pixel generation circuit.

```
Video Controller
    library ieee;
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;
    entity vga_sync is
      port (
          clk, reset: in std_logic;
         hsync, vsync, comp_sync: out std_logic;
         video_on, p_tick: out std_logic;
         pixel_x, pixel_y: out std_logic_vector(9 downto 0)
      );
    end vga_sync;
    architecture arch of vga_sync is
      constant HD: integer:= 640; -- horizontal display
      constant HF: integer:= 16; -- hsync front porch
      constant HB: integer:= 48; -- hsync back porch
      constant HR: integer:= 96; -- hsync retrace
```

```
Video Controller
      constant VD: integer:= 480; -- vertical display
      constant VF: integer:= 11; -- vsync front porch
      constant VB: integer:= 31; -- vsync back porch
      constant VR: integer:= 2; -- vsync retrace
    -- clk divider
       signal clk div reg, clk div next:
          unsigned(1 downto 0);
    -- sync counters
       signal v_cnt_reg, v_cnt_next: unsigned(9 downto 0);
       signal h_cnt_reg, h_cnt_next: unsigned(9 downto 0);
    -- output buffers
       signal v_sync_req, h_sync_req: std_logic;
       signal v sync next, h sync next: std logic;
       signal h_sync_delay1_reg, h_sync_delay2_reg:
          std_logic;
```

```
Video Controller
        signal h sync delay1 next, h sync delay2 next:
           std logic;
        signal v_sync_delay1_req, v_sync_delay2_req:
           std logic;
        signal v sync delay1 next, v sync delay2 next:
           std_logic;
    -- status signal
       signal h end, v end, pixel tick: std logic;
       begin
       process (clk, reset)
          begin
           if (reset = '1') then
              clk_div_reg <= to_unsigned(0,2);</pre>
              v cnt req <= (others => '0');
              h cnt req <= (others => '0');
```

```
v sync req <= '0';
         h sync req <= '0';
         v_sync_delay1_reg <= '0';</pre>
         h_sync_delay1_reg <= '0';</pre>
         v_sync_delay2_reg <= '0';</pre>
         h_sync_delay2_reg <= '0';
      elsif ( clk'event and clk = '1' ) then
         clk div reg <= clk div next;
         v_cnt_reg <= v_cnt_next;</pre>
         h cnt req <= h cnt next;
         v_sync_reg <= v_sync_next;</pre>
         h_sync_req <= h_sync_next;
-- Add to cycles of delay for DAC pipeline.
         v_sync_delay1_reg <= v_sync_delay1_next;
         h sync delay1 req <= h sync delay1 next;
         v_sync_delay2_reg <= v_sync_delay2_next;</pre>
         h_sync_delay2_reg <= h_sync_delay2_next;</pre>
```

```
end if;
   end process;
-- Pipeline registers
  v sync delay1 next <= v sync req;
  h_sync_delay1_next <= h_sync_reg;
  v_sync_delay2_next <= v_sync_delay1_reg;</pre>
  h sync delay2 next <= h sync delay1 reg;
-- Generate a 25 MHz enable tick from 100 MHz clock
  clk div next <= clk div reg + 1;
  pixel tick <= '1' when clk div reg = to unsigned(3,2)
      else '0';
-- h_end and v_end depend on constants above
  h_end <= '1' when h_cnt_reg=(HD+HF+HB+HR-1) else '0';
  v end <= '1' when v cnt reg=(VD+VF+VB+VR-1) else '0';
```

```
-- mod-800 horz sync cnter for 640 pixels
  _______
  process (h_cnt_reg, h_end, pixel_tick)
     begin
     if (pixel tick = '1') then
        if (h_end = '1') then
           h cnt next <= (others => '0');
        else
           h_cnt_next <= h_cnt_reg + 1;</pre>
        end if;
     else
        h_cnt_next <= h_cnt_reg;
     end if;
  end process;
```

```
-- mod-525 vertical sync cnter for 480 pixels
  _______
  process (v_cnt_reg, h_end, v_end, pixel_tick)
     begin
     if (pixel tick = '1' and h end = '1') then
        if (v_end = '1') then
          v cnt next <= (others => '0');
        else
          v_cnt_next <= v_cnt_reg + 1;
        end if;
     else
       v_cnt_next <= v_cnt_reg;</pre>
     end if;
  end process;
```

```
-- horz and vert sync, buffered to avoid glitch
   h sync next <= '1' when (h cnt reg >= (HD+HF)) and
     (h_cnt_reg <= (HD+HF+HR-1)) else '0';
  v sync next <= '1' when (v cnt reg >= (VD+VF)) and
     (v cnt reg <= (VD+VF+VR-1)) else '0';
-- video on/off (640)
   video on <= '1' when (h cnt reg < HD) and
     (v_cnt_reg < VD) else '0';
-- output signals
   hsync <= h_sync_delay2_reg;
   vsync <= v_sync_delay2_reg;</pre>
  pixel x <= std logic vector(h cnt req);
   pixel_y <= std_logic_vector(v_cnt_req);</pre>
  p tick <= pixel tick;
```

```
-- comp sync signal generation comp_sync <= h_sync_reg xor v_sync_reg;
```

end arch;

#### Video Controller TestBench

It is easy to test this code by connecting the *rgb* signal to 3 switches. This will cause the entire screen to change to one of the 8 colors.

```
library ieee;
use ieee.std_logic_1164.all;
entity vga_test is
 port (
     clk, reset: in std_logic;
     sw: in std_logic_vector(2 downto 0);
     hsync, vsync, comp_sync: out std_logic;
     rgb: out std_logic_vector(2 downto 0)
  );
end vga_test;
architecture arch of vga_test is
  signal rgb_reg: std_logic_vector(2 downto 0);
  signal video_on: std_logic;
```

```
Video Controller TestBench
      begin -- instantiate VGA sync circuit
      vga sync unit: entity work.vga sync
          port map(clk=>clk, reset=>reset, hsync=>hsync,
             vsync=>vsync, comp_sync=>comp_sync,
             video on=>video on,
             p_tick=>open, pixel_x=>open,
             pixel y=>open);
      process(clk, reset) -- rgb buffer
          begin
          if (reset = '1') then
             rgb reg <= (others => '0');
          elsif (clk'event and clk = '1') then
             rgb reg <= sw;
          end if;
      end process;
      rgb <= rgb reg when video on = '1' else "000";
    end arch;
```

#### **Pixel Generation Circuit**

The pixel generation circuit is responsible for generating the 3-bit **rgb** signal The *external data* and *control* signals define the screen's content The *pixel\_x* and *pixel\_y* signals from **vga\_sync** define the coordinates

There are several ways to deal with content that is displayed

- Bit-mapped scheme
- Time-mapped scheme
- Object-maped scheme

For *bit-mapped*, a video memory is used to store the data to be displayed

Each pixel is mapped directly to a memory **word** with *pixel\_x* and *pixel\_y* defining the address of the **word** 

The graphics processing unit updates the video memory and routes this data to the rgb signal

For a 640x480 resolution, this requires about 310 Kbits of display memory for a monochrome display and 930 Kbits for a 3-bit color display

#### **Pixel Generation Circuit**

For *tile-mapped*, display memory is reduced by grouping collection of bits into a tile, that acts as a display unit

Define an 8-by-8 square of pixels (64 pixels) as a tile

The 640-480 display becomes an 80-by-60 array of tiles, where only 80\*60 tiles or 4800 *words* are needed for memory

The number of *bits* in a *word* depend on the number of tile patterns, e.g., for 32 tile patterns, word size is 5 bits and display memory is 5\*4.8K = 24 Kbits

The tile scheme can use ROM to store the tile patterns -- under monochrome using an 8x8 tile pattern requires 64 bits/pattern or 2 Kbits for 32 patterns


Total memory then is 24 Kbits + 2 Kbits = 26 Kbits, much smaller than 310 Kbits for *bit-mapped* 

A 'text' display can be implemented this way

#### **Pixel Generation Circuit**

For *object-mapped*, further simplifications are possible where only a few objects are defined

Here, most of the screen is **blank** and is NOT stored explicitly



The object generation circuits stores the coordinates of the object and compares them with the current scan location (*pixel\_x* and *pixel\_y*)


If the current scan position falls within the object's region, *objx\_on* is asserted The *obj1\_rgb* indicates the color of the object

# **Object-Mapped Pixel Generation Circuit**

The rgb mux performs multiplexing using a priority scheme, i.e., objects with higher priority appear in the foreground

Consider a simplified **ping-pong** game with rectangular objects, a round (ball) object and some animation

The rectangular objects can be described by its boundary coordinates on the screen



# **Object-Mapped Pixel Generation Circuit** library ieee; use ieee.std logic 1164.all; use ieee.numeric\_std.all; entity pong graph st is port ( video\_on: in std\_logic; pixel\_x, pixel\_y: in std\_logic\_vector(9 downto 0); graph rgb: **out** std logic vector(2 **downto** 0) ); end pong\_graph\_st; architecture sq\_ball\_arch of pong\_graph\_st is -- x, y coordinates (0,0 to (639, 479) **signal** pix x, pix y: unsigned(9 **downto** 0); **constant** MAX\_X: integer := 640; **constant** MAX Y: integer := 480;

## **Object-Mapped Pixel Generation Circuit**

```
-- wall left and right boundary
 constant WALL X L: integer := 32;
 constant WALL_X_R: integer := 35;
-- paddle left, right, top, bottom and height
 constant BAR X L: integer := 600;
 constant BAR_X_R: integer := 603;
 constant BAR Y SIZE: integer := 72;
-- top boundary of paddle -- offset from screen middle
 constant BAR_Y_T: integer := MAX_Y/2 - BAR_Y_SIZE/2;
 constant BAR Y B: integer := BAR Y T + BAR Y SIZE - 1;
-- square ball
 constant BALL_SIZE: integer := 8;
 constant BALL_X_L: integer := 580;
 constant BALL X R: integer:= BALL X L + BALL SIZE - 1;
 constant BALL_Y_T: integer := 238;
 constant BALL_Y_B: integer:= BALL_Y_T + BALL_SIZE - 1;
```

```
Object-Mapped Pixel Generation Circuit
     -- object output signals
       signal wall on, bar on, sq ball on: std logic;
       signal wall_rgb, bar_rgb, ball_rgb:
                  std logic vector(2 downto 0);
       begin
          pix_x <= unsigned(pixel_x);</pre>
          pix y <= unsigned(pixel y);
     -- wall left vertical stripe
          wall_on <= '1' when (WALL_X_L <= pix_x) and</pre>
                             (pix x <= WALL X R) else '0';
          wall rgb <= "001"; -- blue
     -- pixel within paddle
          bar on \leftarrow '1' when (BAR X L \leftarrow pix x) and
                             (pix x \le BAR X R) and
                             (BAR_Y_T \le pix_y) and
                             (pix v <= BAR Y B) else '0';
          bar rgb <= "010"; -- green
```

# **Object-Mapped Pixel Generation Circuit** sq ball on <= '1' when (BALL X L <= pix x) and $(pix x \le BALL X R)$ and (BALL\_Y\_T <= pix\_y) and (pix v <= BALL Y B) else '0'; ball rgb <= "100"; -- red process (video on, wall on, bar on, sq ball on, wall rgb, bar rgb, ball rgb) begin if (video on = '0') then graph rgb <= "000"; -- blank else -- priority encoding implicit here if (wall on = '1') then graph rgb <= wall rgb; **elsif** (bar on = '1') **then** graph rgb <= bar rgb; elsif (sq ball on = '1') then graph\_rgb <= ball rgb;</pre>

);

end pong\_top\_st;

# **Object-Mapped Pixel Generation Circuit** else graph rgb <= "110"; -- yellow bkgnd end if: end if; end process; end sq\_ball\_arch; The pixel generation circuit above can be combined with the VGA sync code to define a complete interface -- with the following wrapper code. library ieee; use ieee.std\_logic\_1164.all; entity pong\_top\_st is port ( clk, reset: in std\_logic; hsync, vsync, comp\_sync: out std\_logic;

rgb: **out** std logic vector(2 **downto** 0)


```
Complete VGA Object-Mapped Circuit
    architecture arch of pong top st is
      signal pixel_x, pixel_y:
          std_logic_vector(9 downto 0);
      signal video_on, pixel_tick: std_logic;
      signal rgb reg, rgb next:
          std_logic_vector(2 downto 0);
      begin
    -- instantiate VGA sync
      vga_sync_unit: entity work.vga_sync
          port map(clk=>clk, reset=>reset,
             video_on=>video_on, p_tick=>pixel_tick,
             hsync=>hsync, vsync=>vsync,
              comp sync=>comp sync,
             pixel x=>pixel x, pixel y=>pixel y);
```

# **Complete VGA Object-Mapped Circuit** -- instantiate pixel generation circuit pong grf st unit: entity work.pong\_graph\_st(sq\_ball\_arch) port map(video on=>video on, pixel x=>pixel x, pixel\_y=>pixel\_y, graph\_rgb=>rgb\_next); -- rgb buffer, graph\_rgb is routed to the ouput through -- an output buffer -- loaded when pixel\_tick = '1'. -- This syncs. rgb output with buffered hsync/vsync sig. process (clk) begin if (clk'event and clk = '1') then if (pixel\_tick = '1') then rgb reg <= rgb next; end if; end if; end process; rqb <= rqb req; end arch;

## **Displaying Bit Maps**

For non-rectangular objects, a different approach is needed since it is difficult to check the boundary conditions

You can use a *bit map* to define the object pattern. Let's make a *round* ball



The process then becomes:

- Check if the scan coordinates are within the 8-by-8 pixel square.
- If so, get the corresponding pixel from the bit map.
- Use the retrieved bit to generate the rgb and on signals

To implement, we need a pattern ROM to store the bit map and an address mapping circuit to convert the scan coordinates to the ROM's row and column

The ROM can be defined using a 2-dimensional constant

## **Displaying Bit Maps**

This code fragment can be substituted into the previous code

Note that some of the constants used in previous code are replaced with 'signals' -- this will allow animation

```
constant BALL_SIZE: integer:= 8;
-- ball left and right boundary
signal ball_x_1, ball_x_r: unsigned(9 downto 0);
-- ball top and bottom boundary
signal ball_y_t, ball_y_b: unsigned(9 downto 0);
-- round ball image ROM
type rom_type is array(0 to 7) of
             std logic vector(0 to 7);
constant BALL ROM: rom type:= (
 "00111100",
 "01111110",
 "01111110",
 "00111100");
```

```
Displaying Bit Maps
    signal rom addr, rom col: unsigned(2 downto 0);
    signal rom data: std logic vector(7 downto 0);
    signal rom_bit: std_logic;
    -- new signal to indicate if scan coord is within ball
    signal rd ball on: std logic;
    -- scan coordinate within square ball.
    sq ball on <= '1' when
       (ball x l \le pix x) and (pix x \le ball x r) and
       (ball_y_t <= pix_y) and (pix_y <= ball_y_b) else '0';
    -- map scan coord to ROM addr/col
    rom_addr <= pix_y(2 downto 0) - ball_y_t(2 downto 0);
    rom_col <= pix_x(2 downto 0) - ball_x_1(2 downto 0);
    rom_data <= BALL_ROM(to_integer(rom_addr));</pre>
    rom_bit <= rom_data(to_integer(rom_col));</pre>
    rd ball on <= '1' when (sq ball on = '1') and
              (rom bit = '1') else '0';
    ball rgb <= "100";
```

## Animation

Finally, the multiplexing circuit need to be modified to substitute the *sq\_ball\_on* signal with the *rd\_ball\_on* signal

```
process ...

elsif (rd_ball_on = '1') then
     graph_rgb <= ball_rgb;
...</pre>
```

For animation, the object's boundaries change gradually to simulate motion

This is achieved by using registers to store the boundaries of the object During each scan, the registers are updated

In pong, the paddle is controlled by two pushbuttons to move it up and down, while the ball can 'bounce' in any direction

The VGA controller is driven by a 25-MHz pixel rate with a refresh cycle of 60 times per second -- the boundary registers need to be updated at this rate

#### Animation

We create a 60-Hz enable tick, *refr\_tick*, which is asserted once every 1/60 second

To enable motion in the paddle, the constants are replaced with two signals, *bar\_y\_t* and *bar\_y\_b* (represent the top and bottom boundaries)

If a pushbutton is pressed, the *bar\_y\_reg* is increased or decreased by a fixed amount (constant BAR\_V), but only when the *refr\_tick* is asserted

```
process (bar_y_reg, bar_y_b, bar_y_t, refr_tick, btn)
  begin
```

```
bar_y_next <= bar_y_reg;
if (refr tick = '1') then
```

-- if btn 1 pressed and paddle not a bottom yet

```
if (btn(1) = '1' and
```

```
bar y b < (MAX Y - 1 - BAR V)) then
bar_y_next <= bar_y_reg + BAR_V;</pre>
```

-- if btn 0 pressed and bar not a top yet

```
elsif (but(0) = '1' and bar_y_t > BAR_V) then
   bar_y_next <= bar_y_reg - BAR_V;</pre>
```

end if; ...

## Animation

Add animation to the ball is more involved, e.g., we have to replace the 4 boundary constraints with signals and we need two registers

The code in the text does not actually implement the game because the ball keeps bouncing whether it hits the paddle or not

Working code is given below

```
Pong Game Starter
    library ieee;
    use ieee.std_logic_1164.all;
    use ieee.numeric_std.all;
    -- btn connected to up/down pushbuttons for now but
    -- eventually will get data from UART
    entity pong graph st is
      port (
          clk, reset: in std_logic;
          btn: in std_logic_vector(1 downto 0);
          video_on: in std_logic;
          pixel_x, pixel_y: in std_logic_vector(9 downto 0);
          graph rgb: out std logic vector(2 downto 0)
       );
    end pong graph st;
```

# **Pong Game Starter** architecture sq ball arch of pong graph st is -- Signal used to control speed of ball and how -- often pushbuttons are checked for paddle movement. **signal** refr tick: std logic; -- x, y coordinates (0,0 to (639, 479) **signal** pix x, pix y: unsigned(9 **downto** 0); -- screen dimensions **constant** MAX X: integer := 640; constant MAX Y: integer := 480; -- wall left and right boundary of wall (full height) constant WALL\_X\_L: integer := 32; **constant** WALL X R: integer := 35;

#### **Pong Game Starter**

```
-- paddle left, right, top, bottom and height left &
-- right are constant. top & bottom are signals to
-- allow movement. bar_y_t driven by reg below.
 constant BAR_X_L: integer := 600;
 constant BAR X R: integer := 603;
 signal bar_y_t, bar_y_b: unsigned(9 downto 0);
 constant BAR_Y_SIZE: integer := 72;
-- reg to track top boundary (x position is fixed)
 signal bar_y_reg, bar_y_next: unsigned(9 downto 0);
-- bar moving velocity when a button is pressed
-- the amount the bar is moved.
 constant BAR V: integer:= 4;
-- square ball -- ball left, right, top and bottom
-- all vary. Left and top driven by registers below.
 constant BALL SIZE: integer := 8;
```

```
Pong Game Starter
      signal ball x 1, ball x r: unsigned(9 downto 0);
      signal ball_y_t, ball_y_b: unsigned(9 downto 0);
    -- reg to track left and top boundary
      signal ball x req, ball x next: unsigned(9 downto 0);
      signal ball_y_reg, ball_y_next: unsigned(9 downto 0);
    -- reg to track ball speed
      signal x_delta_reg, x_delta_next:
          unsigned(9 downto 0);
      signal y_delta_reg, y_delta_next:
          unsigned(9 downto 0);
    -- ball movement can be pos or neg
      constant BALL_V_P: unsigned(9 downto 0):=
          to unsigned(2,10);
      constant BALL_V_N: unsigned(9 downto 0):=
          unsigned(to signed(-2,10));
```

### **Pong Game Starter** -- round ball image type rom\_type is array(0 to 7) of std\_logic\_vector(0 to 7); constant BALL\_ROM: rom\_type:= ( "00111100", "01111110", "11111111", "11111111", "11111111", "11111111", "01111110", "00111100"); signal rom\_addr, rom\_col: unsigned(2 downto 0); signal rom\_data: std\_logic\_vector(7 downto 0); signal rom bit: std logic;

## **Pong Game Starter** -- object output signals -- new signal to indicate if -- scan coord is within ball **signal** wall\_on, bar\_on, sq\_ball\_on, rd\_ball\_on: std\_logic; signal wall rgb, bar rgb, ball rgb: std\_logic\_vector(2 downto 0); begin process (clk, reset) begin **if** (reset = '1') **then** bar\_y\_reg <= (others => '0'); ball x req <= (others => '0');ball y req <= (others => '0'); x delta reg <= ("000000100"); y delta reg <= ("000000100");

```
Pong Game Starter
          elsif (clk'event and clk = '1') then
              bar_y_reg <= bar_y_next;</pre>
              ball_x_reg <= ball_x_next;
              ball y req <= ball y next;
              x delta req <= x delta next;
              y_delta_req <= y_delta_next;</pre>
          end if;
       end process;
       pix x <= unsigned(pixel x);
       pix y <= unsigned(pixel y);
     -- refr_tick: 1-clock tick asserted at start of v_sync,
     -- e.g., when the screen is refreshed -- speed is 60 Hz
       refr tick \leftarrow '1' when (pix y = 481) and (pix x = 0)
          else '0';
```

```
Pong Game Starter
```

```
-- wall left vertical stripe
  wall on \leftarrow '1' when (WALL X L \leftarrow pix x) and
     (pix_x <= WALL X R) else '0';
  wall rgb <= "001"; -- blue
-- pixel within paddle
  bar_y_t <= bar_y_reg;</pre>
  bar y b <= bar y t + BAR Y SIZE - 1;
  bar_on <= '1' when (BAR_X_L <= pix_x) and
     (pix_x \le BAR_X_R) and (bar_y_t \le pix_y) and
     (pix y <= bar y b) else '0';
  bar_rgb <= "010"; -- green
-- Process bar movement requests
  process( bar_y_reg, bar_y_b, bar_y_t, refr_tick, btn)
     begin
     bar y next <= bar y req; -- no move
```

```
Pong Game Starter
          if ( refr tick = '1' ) then
    -- if btn 1 pressed and paddle not at bottom yet
             if ( btn(1) = '0' and bar_y_b <
                 (MAX Y - 1 - BAR V)) then
                 bar y next <= bar y req + BAR V;
    -- if btn 0 pressed and bar not at top yet
             elsif ( btn(0) = '0' and bar_y_t > BAR_V) then
                 bar y next <= bar y reg - BAR V;
             end if;
          end if;
      end process;
    -- set coordinates of square ball.
      ball x 1 <= ball x req;
      ball_y_t <= ball_y_reg;
      ball x r \leq ball x l + BALL SIZE - 1;
      ball y b <= ball y t + BALL SIZE - 1;
```

#### **Pong Game Starter**

```
-- pixel within square ball
  sq ball on <= '1' when (ball x 1 <= pix x) and
     (pix_x <= ball_x_r) and (ball_y_t <= pix_y) and
     (pix y <= ball y b) else '0';
-- map scan coord to ROM addr/col -- use low order three
-- bits of pixel and ball positions.
-- ROM row
  rom_addr <= pix_y(2 downto 0) - ball_y_t(2 downto 0);
-- ROM column
  rom_col <= pix_x(2 downto 0) - ball_x_l(2 downto 0);
-- Get row data
  rom_data <= BALL_ROM(to_integer(rom_addr));
-- Get column bit
  rom_bit <= rom_data(to_integer(rom_col));
-- Turn ball on only if within square and ROM bit is 1.
  rd ball on \leftarrow '1' when (sq ball on = '1') and
     (rom bit = '1') else '0';
```

```
Pong Game Starter
      ball rgb <= "100"; -- red
    -- Update the ball position 60 times per second.
      ball_x_next <= ball_x_reg + x_delta_reg when
          refr tick = '1' else ball x reg;
      ball_y_next <= ball_y_reg + y_delta_reg when
          refr tick = '1' else ball y reg;
    -- Set the value of the next ball position according to
    -- the boundaries.
      process(x_delta_reg, y_delta_reg, ball_y_t, ball_x_l,
          ball x_r, ball_y_t, ball_y_b, bar_y_t, bar_y_b)
          begin
          x_delta_next <= x_delta_reg;</pre>
          y_delta_next <= y_delta_reg;</pre>
    -- ball reached top, make offset positive
          if ( ball_y_t < 1 ) then</pre>
             y delta next <= BALL V P;
```

```
Pong Game Starter
     -- reached bottom, make negative
          elsif (ball y b > (MAX Y - 1)) then
              y_delta_next <= BALL_V_N;
     -- reach wall, bounce back
           elsif (ball_x_1 <= WALL_X_R ) then</pre>
              x_delta_next <= BALL_V_P;</pre>
     -- right corner of ball inside bar
          elsif ((BAR X L <= ball x r) and
               (ball_x_r \leftarrow BAR_X_R)) then
     -- some portion of ball hitting paddle, reverse dir
              if ((bar_y_t <= ball_y_b) and</pre>
                  (ball_y_t <= bar_y_b)) then
                  x delta next <= BALL_V_N;</pre>
              end if;
          end if;
       end process;
```

```
Pong Game Starter
      process (video on, wall on, bar on, rd ball on,
          wall rgb, bar rgb, ball rgb)
          begin
          if (video on = '0') then
             graph rgb <= "000"; -- blank
          else
             if (wall_on = '1') then
                 graph rgb <= wall rgb;
             elsif (bar_on = '1') then
                 graph rgb <= bar rgb;
             elsif (rd ball on = '1') then
                 graph rgb <= ball rgb;
             else
                 graph rgb <= "110"; -- yellow bkgnd
             end if:
          end if;
      end process;
    end sq ball arch;
```

```
Pong Game Starter
    library ieee;
    use ieee.std_logic_1164.all;
    entity pong_top_st is
      port (
          clk, reset: in std_logic;
          btn: in std_logic_vector(1 downto 0);
          hsync, vsync: out std_logic;
          rgb_8bit: out std_logic_vector(23 downto 0);
          vga_pixel_tick: out std_logic;
          blank: out std_logic;
          comp_sync: out std_logic
       );
    end pong_top_st;
```

```
Pong Game Starter
    architecture arch of pong top st is
      signal pixel_x, pixel_y:
          std_logic_vector(9 downto 0);
      signal video_on: std_logic;
      signal rgb_reg, rgb_next:
          std_logic_vector(2 downto 0);
      signal rgb: std_logic_vector(2 downto 0);
      signal p tick: std logic;
      begin
    -- instantiate VGA sync
      vga_sync_unit: entity work.vga_sync
          port map(clk=>clk, reset=>reset, hsync=>hsync,
             vsync=>vsync, comp_sync=>comp_sync,
             video on=>video on, p tick=>p tick,
             pixel x=>pixel x, pixel y=>pixel y);
```

#### **Pong Game Starter**

```
-- instantiate pixel generation circuit
 pong_grf_st_unit: entity
     work.pong_graph_st(sq_ball_arch)
     port map(clk=>clk, reset=>reset, btn=>btn,
        video on=>video on, pixel x=>pixel x,
        pixel_y=>pixel_y, graph_rgb=>rgb_next);
 vga pixel tick <= p tick;
-- Set the high order bits of the video DAC for each
-- of the three colors
 rgb_8bit(7) \ll rgb(0);
 rgb_8bit(15) <= rgb(1);
 rgb_8bit(23) <= rgb(2);
```

blank <= video on;

end arch;

## **Pong Game Starter** -- rgb buffer, graph\_rgb is routed to the ouput through -- an output buffer -- loaded when p tick = ?1?. -- This syncs. rgb output with buffered hsync/vsync sig. process (clk) begin if (clk'event and clk = '1') then **if** (p tick = '1') **then** rgb reg <= rgb next; end if; end if; end process; rgb <= rgb\_reg;