# PROPORTIONAL INTEGRAL CONTROLLER 2.5.2

# MANUAL

May 2016


Jiraphat Tiamsuphat jt6ab@umd.edu

## **Table of Contents**

Front Panel	4
Inputs	4
Outputs	4
Indicator	4
Controls	4
Potentiometer Knobs	4
Front Panel Trim Potentiometers	4
Switches	4
Controls	5
Integral	5
I_GAIN	5
IUGC (Integral Unity Gain Cutoff)	5
LFGL (Low Frequency Gain Limit)	5
Determine Suitable Integral Settings	5
Bode Plot of Integral Signal Response	6
Proportional	6
P_GAIN	6
Operation Mode	7
UNLOCK: Switch Down	7
LFGL: Switch Middle	7
LOCK: Switch Up	7
Operation Formula	7
Miscellaneous Setting	8
LO_LIMIT/HI_LIMIT	8
ERR_DET	8
LO_DET/HI_DET	8
Performance	9
Bode Plots	9
Self-Lock to Changing Reference	. 11
Integral Limiter and Output Limiter	12

Assembly	
Front Panel Connection	
Initial Calibrations	
Pin note	
Upgrade from version 2.4.1	
Panel Cutout	

#### **Front Panel**



#### **Inputs**

- 1. IN1 Positive input ( $\pm 10V$ ,  $1M\Omega$  input impedance)
- 2. IN2 Negative input ( $\pm 10V$ ,  $1M\Omega$  input impedance)
- 3. SWP EXT External sweep input ( $\pm 10V$ ,  $10k\Omega$  Input Impedance)

### **Outputs**

- 4. OUT PI filtered output signal ( $50\Omega$  output impedance)
- 5. IN MON Monitor selected input voltage IN1/IN2
- 6. ERR MON Monitor error voltage
- 7. OUT\_MON Monitor output voltage  $OUT = OUT\_MON \times \frac{R_{load}}{50\Omega + R_{load}}$

#### **Indicator**

8. LED - lock indicator (Green/Red)

#### **Controls**

#### Potentiometer Knobs

- 9. I GAIN Integral gain control (Gain Range: $0 \rightarrow 10$  with Dial:  $20 \rightarrow 80$ )
- 10. P GAIN Proportional gain control (Gain Range:0→10 with Dial: 20→80)
- 11. OUT OFFSET Output offset voltage control ( $\pm 10.0$ V)
- 12. SWP AMP Sweep amplitude control

#### Front Panel Trimmer Potentiometers

- 13. IN OFFSET Input offset voltage control ( $\pm 5.0$ V)
- 14. LO LIMIT Low limit of OUT (±10V)
- 15. HI LIMIT High limit of OUT ( $\pm 10V$ )
- 16. ERR DET Absolute limit detection of error signal (Range:  $\pm 0 \rightarrow \pm 1.5 \text{V}$ )
- 17. LO DET Low limit detection of OUT
- 18. HI DET High limit detection of OUT

#### **Switches**

- 19. Unused switch (Fine input offset switch in version 2.4.1)
- 20. IN MON SEL (2 Positions) Select to monitor IN1 (up) or IN2 (down)
- 21. LOCK/LFGL/UNLOCK (3 Positions) Select filter mode
- 22. IUGC (9 Positions) Select integral unity gain cutoff frequency
- 23. LFGL (9 Positions) Select integral gain limit in LFGL mode

#### **Controls**

## **Integral**

#### **I\_GAIN**

Continuous integral gain setting (I\_GAIN:  $0\rightarrow 10$  with Dial:  $20\rightarrow 80$ ) In typical usage, I GAIN should be set at 10 or as high as possible.

#### IUGC (Integral Unity Gain Cutoff)

Select setting for integral unity gain cutoff

IUGC	Unity Gain Cutoff frequency = $\frac{I_{GAIN}}{2\pi R}$ (I_GAIN=3 $\rightarrow$ 10)
1*	$34 \text{ Hz} \rightarrow 100 \text{ Hz}$
2*	$100 \text{ Hz} \rightarrow 340 \text{ Hz}$
3*	$340 \text{ Hz} \rightarrow 1 \text{ kHz}$
4*	$1 \text{ kHz} \rightarrow 3.4 \text{ kHz}$
5	$3.4 \text{ kHz} \rightarrow 10 \text{ kHz}$
6	$10 \text{ kHz} \rightarrow 34 \text{ kHz}$
7	$34 \text{ kHz} \rightarrow 100 \text{ kHz}$
8	$100 \text{ kHz} \rightarrow 340 \text{ kHz}$
9†	$340 \text{ kHz} \rightarrow 1 \text{ MHz}$

<sup>\*</sup> Proportional gain must be turned off

#### LFGL (Low Frequency Gain Limit)

Select setting for Low Frequency Gain Limit.

Positio	on LFGL = $20 \operatorname{Log}_{10}(\frac{I_{GAIN}R_{LFGL}}{10000\Omega})$ (I_GAIN=3 $\rightarrow$ 10)
1	$-10 dB \rightarrow 0 dB$
2	$0dB \rightarrow 10dB$
3	$10dB \rightarrow 20dB$
4	$20dB \rightarrow 30dB$
5	$30 \text{ dB} \rightarrow 40 \text{dB}$
6	$40dB \rightarrow 50dB$
7	$50 \text{ dB} \rightarrow 60 \text{dB}$
8	$60 \text{ dB} \rightarrow 70 \text{dB}$
9	$70 \text{ dB} \rightarrow 80 \text{dB}$

#### **Determine Suitable Integral Settings**

In negative feedback control scheme, high gain is required to make system signal close to equal the reference signal. Fast signal response is also desired to make system signal follow reference signal as fast as possible. However, if the gain of the feedback system is too high and too fast (gain higher than 0dB at 0 degree phase margin), the feedback system will become unstable and oscillate.

<sup>†</sup> Proportional gain must be turned on

To find suitable Integral setting, first, try locking the system with the following setting I GAIN=10, IUGC=8, LFGL=9, P GAIN=0.

If the system oscillate with this setting, try the following


- 1. Set mode to LFGL and reduce LFGL setting.
- 2. Use lower IUGC setting and repeat 1.
- 3. Use lower I GAIN setting (I GAIN lower than 3 is not recommended)

If the system cannot be locked with the setting I\_GAIN=1, IUGC=1, LFGL=1,

P GAIN=0, the system may be too slow to be locked with this controller.

#### Bode Plot of Integral Signal Response

The following are examples integral response at different settings. The interactive plotting code (Igor pro) can be found at \Documents\PI\_BodePlot.pxt



## **Proportional**

#### P\_GAIN

Continuous proportional gain setting (P\_GAIN:  $0 \rightarrow 10$  with Dial:  $20 \rightarrow 80$ )

While the integral signal has unity gain bandwidth up to 1 MHz, the proportional signal has unity gain bandwidth between 1 kHz to 10 MHz. Due to high speed nature of Proportional signal, if  $P_GAIN$  is too high  $(P_GAIN*SYSTEM_GAIN > 0dB)$ , it may cause an oscillation on system that has response bandwidth less than 20MHz.

To find suitable P\_GAIN setting, first, set P\_GAIN=0 and lock the system using only the integral signal. Then, slowly increase P\_GAIN until OUT start to oscillate. The suitable setting for P\_GAIN is 90-95% of P\_GAIN that makes OUT oscillate.

## **Operation Mode**

#### **UNLOCK: Switch Down**

OUT is set by OUT\_OFFSET, SWP\_EXT, and SWP\_AMP. Output scan is active

#### LFGL: Switch Middle

Output scan is active.

PI filter is active with limited low frequency gain

#### LOCK: Switch Up

Output scan is inactive.

PI filter is active with 120dB + I GAIN[dB] low frequency gain.

#### Operation Formula

```
ERR = IN1 - IN2 + IN_OFFSET
SWP = SWP_AMP × SWP_EXT
P = P GAIN × (IN1 - IN2) | for signal frequency 100 Hz to 10MHz
```

UNLOCK: OUT = OUT OFFSET + SWP

LFGL: OUT = OUT OFFSET + SWP + P + LFGL[I GAIN  $\times$  ERR]

LOCK: OUT = OUT OFFSET + P + INT[I GAIN  $\times$  ERR]

LFGL is the integration with limited gain

INT is the open-loop integration

## **Miscellaneous Setting**

#### LO\_LIMIT/HI\_LIMIT

The trim potentiometers set the low/high limit of OUT signal.

To set the output range:


- 1. Disconnect IN1 and IN2, Monitor voltage value of OUT
- 2. Set filter mode to LOCK
- 3. Turn IN OFFSET clockwise until OUT increases to high limit
- 4. Adjust HI LIMIT to desire level
- 5. Turn IN OFFSET counter-clockwise until OUT decreased to low limit
- 6. Adjust LO LIMIT to desire level

#### ERR\_DET

The LED indicator will become red if the value of ERR\_MON is outside the range of ERR\_DET (Variable Range:  $\pm 0 \rightarrow \pm 4V$ ).

#### LO\_DET/HI\_DET

The LED indicator will become red if the signal OUT is greater than HI\_DET or lower than LO\_DET. HI\_DET can be set from 80% to 100% of output range. LO\_DET can be set from 0% to 20% of output range.




## **Performance**


Raw data can be found at \Documents\TestResults2.5.1Mod\


#### **Bode Plots**






The integration setting IUGC(9)=1MHz should be used with proportional signal to improve phase margin as shown in Setting2








## **Self-Lock to Changing Reference**

Use settings: I\_GAIN=20dB, P\_GAIN=10-20dB, IUGC(9)=1MHz, Self-lock (OUT→IN2)


Blue: Reference signal (IN1)

Yellow: Reference Input monitor signal (IN1\_MON)

Green: Output monitor signal (OUT\_MON)




X-axis=500ns/div Y-axis=50mV/div




X-axis=500ns/div Y-axis: 50mV/div

Test with large change in reference (±2.5V) Yellow: Reference Input monitor signal (IN1\_MON)


Green: Output monitor signal (OUT\_MON)



X-axis=10us/div Y-axis: 1V/div



X-axis=500ns/div Y-axis=50mV/div



X-axis=100ns/div Y-axis: 50mV/div


## **Integral Limiter and Output Limiter**

Use settings: I\_GAIN=20dB, P\_GAIN=0dB, IUGC(9)=1MHz, LFGL(5)=40dB, Open-loop Set output high limit to +3V and output low limit to -3V

Yellow: Error monitor signal (ERR\_MON) Green: Output monitor signal (OUT\_MON) Blue: Output detection signal (OUT\_DET)

OUT\_DET is the output signal before output limiter; this signal is used for integral limiter.

When OUT\_DET passes the output limits, it activates integral limiter that will stop the integrator from integrating signal further away from output limit. The output signal always stay inside the limit. However, OUT\_DET may overshoot pass the output limit and recover back to stay slightly outside the output limit.



## **Assembly**

#### **Front Panel Connection**

```
RefDes
                 Front Panel Function
J1
                 External Sweep
J4
                 Input Monitor
                 Error Monitor
J5
J6
                 Output Monitor
LED1
                 Red/Green LED
                          1 = GREEN P-doped (Anode)
                          2 = RED P-doped (Anode)
                 Sweep Amplitude
POT7
POT8
                 Output Offset
POT9
                 Integral Gain
                 Proportional Gain
POT10
                 Input Monitor Select
S6
                          2\rightarrow 1 (D) = Monitor Input2
                          2\rightarrow 3 (U) = Monitor Input1
S4
                 IUGC setting
                          1\rightarrow 2 = IUGC1
                          1 \rightarrow 3 = IUGC2
                          1 \rightarrow 4 = IUGC3
                          1 \rightarrow 5 = IUGC4
                          1 \rightarrow 6 = IUGC5
                          1 \rightarrow 7 = IUGC6
                          1 \rightarrow 8 = IUGC7
                          1 \rightarrow 9 = IUGC8
                          1 \rightarrow 10 = IUGC9
S5
                 LFGL setting
                          1 \rightarrow 2 = LFGL1
                          1 \rightarrow 3 = LFGL2
                          1\rightarrow 4 = LFGL3
                          1 \rightarrow 5 = LFGL4
                          1 \rightarrow 6 = LFGL5
                          1 \rightarrow 7 = LFGL6
                          1 \rightarrow 8 = LFGL7
                          1 \rightarrow 9 = LFGL8
                          1 \rightarrow 10 = LFGL9
S7
                 Unlock/LowFrequencyGainLimit/Lock
                 SP3T Connections: Pin1→1, Pin2→2, Pin3→Pin5, Pin4→3
                          2 \rightarrow (U) = Lock
                          2\rightarrow 3 (M) = LFGL
                          2\rightarrow 1 (D) = Unlock
```

#### **Initial Calibrations and Tests**

#### Power up:

- 1. Connect all front panel controls to the board
- 2. Connect OUT\_MON to oscilloscope to monitor output voltage for initial testing
- 3. Turn on power supply to the board
- 4. The board should use around 300mA from +15V and 260mA from -15V. If you use test power supply, set the current limit to 800mA to both +15V and -15V.
- 5. Change OUT OFFSET to set OUT MON to 0V.

#### Setup HI LIMIT and LO LIMIT:


- 6. Set mode to LOCK.
  - a. If OUT MON decrease after set mode to LOCK, OUT MON is at LO LIMIT
  - b. If OUT\_MON increase after set mode to LOCK, adjust IN\_OFFSET CCW until OUT MON decrease to LO LIMIT
- 7. Change LO\_LIMIT to set OUT\_MON to -6V
- 8. Adjust IN OFFSET CW until OUT MON increase to HI LIMIT
- 9. Change HI LIMIT to set OUT MON to +6V

#### Proportional VGA calibration: See picture next page

- 10. Set mode to UNLOCK
- 11. Use probe to measure the output pin (U9—Pin10)
- 12. Adjust the output of the VGA (U9—Pin10) to 0V with P VGA OUT TRIM (POT2)
- 13. Set mode to LOCK, Set P GAIN to maximum
- 14. Adjust the output of the VGA (U9—Pin10) to 0V with P VGA IN TRIM (POT1)

#### Integral VGA calibration:


- 15. Measure OUT MON voltage
- 16. Set mode to LFGL with this setting I GAIN = 0, P GAIN = 0, IUGC(7), LFGL(5)
- 17. Adjust OUT MON to 0V with I VGA OUT TRIM (POT3)




#### Square wave reference test:


- 18. Generate a 10kHz square wave 0.2Vpp (reference signal)
- 19. Send the reference signal to IN1 (Positive input)
- 20. Connect IN MON to oscilloscope to monitor IN1
- 21. Set mode to LFGL with this setting I GAIN = Max, P GAIN = 0, IUGC(7), LFGL(7)
- 22. OUT\_MON should show triangle wave (integral of square wave)
  - a. Yellow = reference signal
  - b. Green = OUT MON
  - c. Output may be clipped at output limit


## 23. Adjust IN\_OFFSET to set the OUT\_MON to center at $0\ensuremath{V}$




# 24. Change IUGC setting to IUGC(8) and IUGC(9) to observe faster integration and output limiting capability









- 25. Set mode to LFGL with setting I\_GAIN = Max, P\_GAIN = 0, IUGC(9), LFGL(7)
- 26. Connect cable from OUT to IN2 (Self-Lock)
- 27. OUT\_MON now should follow the reference square wave



## 28. Zoom in to see the transition edge.



## 29. Increase P\_GAIN to achieve a good transition response.



#### Pin note

```
Potentiometer Pin

2

|
V
(CCW) 1-----3 (CW)

SPDT Switch positions (key down):
DOWN (2—1), UP (2—3)

SP3T Switch positions (key down):
ON-ON-ON DP contact form (6Legs) (Part#7211P3YZQE)
DOWN (L2→L1, L5→L4), MID (L2→L3, L5→L4), UP (L2→L3, L5→L6)
```

## **Upgrade from version 2.4.1**

Version 2.5.2 can use enclosure of version 2.4.1 with a minor wiring modification. All 3 pins of control potentiometer knob #9 (see Front Panel) must be connected to 3-pin plug, which will be plugged to P\_GAIN on the board. (PotPin1→PlugPin1, PotPin2→PlugPin2, PotPin3→PlugPin3)

#### **Panel Cutout**

3 BNCs: IN1, IN2, OUT

Diameter = 0.50 in.

Position:

From Left = 0.5 + LeftSpace, +1.00, +1.00 in.

From Bottom = 0.375 in. + Standoff Length (Minimum 0.3 in.)

6 Trim pots: IN OFFSET, LO LIMIT, HI LIMIT, ERR DET, LO DET, HI DET

Diameter = 0.125 in.

Position:

From Left = LeftSpace+1.00, +1.00, +1.00, +0.25, +0.25, +0.25 in.

From Bottom =  $0.\overline{25}$  in. + Standoff Length

4 Pots: FINE OFFSET, OUT OFFSET, GAIN, SWP AMP

Hole Diameter = 0.37 in.

Key Diameter = 0.078 in., Offset 0.375 in.

Knob Diameter = 0.875 in.

4 BNC: IN MON, ERR MON, OUT MON, EXT SWP

Hole Diameter = 0.39 in.

2 Rotary Switches: PI CORNER, LFGL LEVEL

Hole Diameter = 0.25 in.

Key Diameter = 0.087 in., offset 0.256 in.

Knob Diameter = 0.75 in

1 SPDT Toggle Switches: MON IN1

1 SP3T Toggle Switch: UNLOCK/LFGL/LOCK

Diameter = 0.25 in.

Key Diameter = 0.094 in., offset 0.24 in.

1 LED Dual color R/G

Diameter = 0.19 in.

Front view pin down: Left = RED p-doped (anode)

Right = GREEN p-doped (anode)


1 Power Entry Module:

1 Rectangular 1.94 x 1.17 in. + 2 screw holes separated by 2.20in. 0.135 in. diameter

Front panel design files: PI FPC.skp, PI BPC.skp (SketchUp)

## **Front Panel (Front View)**


Top Side



Bottom Side

## **Back Panel (Back View)**

Top Side



**Bottom Side**