
Clock Domain Crossing





跨时钟域问题


- ➤亚稳态(metastability)
- ▶数据保持(快时钟域到慢时钟域)
- ▶数据冗余(慢时钟域到快时钟域)
- ▶数据相关性丢失
- ■复位信号的同步
- ■无毛刺时钟切换(Glitch Free Clock MUX)




亚稳态(metastability)

数据相关

夏位信





- ▶ 产生原因 跨时钟域数据不满足目标时钟的建立保持时间
- 解决方案
 两级或多级同步器隔离亚稳态



亚稳态(metastability)

data_a

data

aclk

bclk

 $Q \frac{\text{data_b1}}{D} Q \frac{\text{data_b2}}{Clk}$


两级触发器同步

Clk

▶ 亚稳态无法消除

Clk

- ▶ 亚稳态只能被隔离,降低发生概率
- ▶ 两级同步器之间不要有组合逻辑




数据保持

数据相关


复位信

无毛刺时



- > 产生原因
- 数据从快时钟域到慢时钟域
- 数据保持的时间较短,无法被慢时钟域采样
- ▶ 解决方案
- 数据展宽

• 脉冲同步器




数据的改变没有被采样




数据相关


复位信号同步


















BITMAIN

复位信 无毛刺的

失 号同步 钟切拼



- > 产生原因
- 数据从慢时钟域到快时钟域
- 数据在目标时钟域被多次采样
- ▶ 解决方案
- 脉冲同步器
- 边沿检测




数据被多次被采样




复位信 无毛刺

▶边沿检测(上升沿) 通过改变组合逻辑,可以实现其他功能 组合逻辑 两级同步器 cata_o data_b1 data_a data data_b2 data_b3 Clk_A Clk Clk Clk Clk B










异步FIFO

Clk_B

格雷码编码• 握手机制

• 门控机制

X4Y4 :




复位信 数据相关性丢失

> 多位控制信号 数据相关 按顺序依次变化 地址指针或状态机的状态矢量

D0	0	0	0	0	1	1	1	1
D1	0	0	1	1	0	0	1	1
D2	0	1	0	1	0	1	0	1

二进制编码

▶解决方案:格雷码编码 相邻数据间转换时,只有一位产生变化 地址范或状态数量为 2^n 个




格雷码编码



- ▶ 数据信号解决方案
 - ◆异步FIFO
 - ◆握手协议
 - ◆ 使能信号控制

- ▶ 数据信号解决方案
 - ◆ 异步FIFO
 - ◆握手协议
 - ◆ 使能信号控制



读地址同步

Gray

То

Binary

写地址同步

Binary


То

Grav


- 读写指针用格雷码编码后同步
- "空信号"在读时钟域产生
- "满信号"在写时钟域产生

▶ 数据信号解决方案


- ◆ 异步FIFO
- ◆握手协议
- ◆ 使能信号控制
- 'req'信号同步至Clk_B
- 'ack'信号同步至Clk_A
- 数据保持直到握手完成




- ▶ 数据信号解决方案
 - ◆异步FIFO
 - ◆ 握手协议
 - ◆ 使能信号控制
- 'req'信号同步至Clk_B
- 'ack'信号同步至Clk_A
- 数据保持直到握手完成




- ▶ 数据信号解决方案
 - ◆异步FIFO
 - ◆握手协议
 - ◆使能信号控制






- 同步时序电路保证
- 复位电平的时长




> 会产生毛刺的时钟切换






无毛刺时钟切换





同步错误示例


▶ 存在信号未同步





同步错误示例


> 两个或多个时钟源的数据在同步之前相遇





同步错误示例

> 两个或多个时钟源的数据在同步之前相遇





Thank You!



作业

Basic:

> src clk: 500MHz.

> dst clk: 100MHz/800MHz

> Reset : power on reset

➤ Outstanding: 1 (no performance)

Advanced:

Reset: also has soft reset

➤ Outstanding: 16 (high performance)

> Clk gating on dst clk domain.

