ECSE 323 - Lab Report 1

Group 55 Juliette Regimbal (260657238) Qingzhou Yang (260687570)

February 6, 2017

1 Objective

The objective of this lab was to begin using Quartus and ModelSim by designing circuit schematics for a 6-bit comparator (g55_comp6) and a modulo 13 circuit (g55_mod13), generating VHDL files for each, and then thoroughly testing them. All testing was done through simulations in software, and no circuit was ever actually deployed to the FPGA board.

2 Circuit Design

$2.1 \quad g55_comp6$

The first circuit designed was the 6-bit comparator. A schematic was designed as explained in the lab manual using 2 3-bit AND gates, 1 2-bit AND gate, 6 2-bit XNOR gates, 2 6-bit inputs (A and B), and a 1-bit output. The inputs A and B are the words to compare while the single bit output AeqB is a Boolean value that is true if A and B are identical.

Following this the Create HDL Design File from Current File feature was used to generate a VHDL file describing the g55_comp6 schematic. The generated file was saved as g55_comp6.vhd. Then another circuit was generated (g55_lab1) that implements the g55_comp6 as a component. The VHDL file for g55_lab1 was too generated from a schematic.




Figure 1: $g55_comp6$ Schematic




Figure 2: $g55_lab1$ Schematic

$2.2 \quad g55_mod13$

Following this, a circuit that computes the modulo 13 of an entered 6-bit unsigned integer was designed. As the formula for the f operation is mod(A, B) = A - floor(A/B) * B, multiplication and division are necessary for this circuit. To avoid the complexities associated with multiplica-

tion and division, these capabilities were implemented using addition and bit shifting, which is the equivalent of multiplying or dividing by a power of two. To streamline development, the adder was designed to be a reusable component. First a 1-bit adder with a carry-in and carry-out was designed (g55_adder_single) and then a second adder with two 8-bit inputs and a 9-bit output was designed building upon the g55_adder_single component. The 8-bit inputs were chosen to give enough room for the necessary bit shifting and the 9-bit output is including a carry-out bit.




Figure 3: q55_adder_single Schematic

The modulo 13 circuit followed the operation described in the lab manual. Since in this case the modulo circuit is expressed by the equation mod(A, 13) = A - floor(A/13) * 13 the multiplication and division by 13 must be replaced with multiplication by a power of two and addition. The division by 13 is equivalent to multiplication by 1/13 or by approximately 5/64. Since 64 is equivalent to 2^6 it is the same as shifting right by 6 bits. 5 is equivalent to 101_2 , and $A*101_2$ can be expressed as $A_{2left} + A$ where A_{2left} is A left shifted by 2 bits. If the division by 64 follows A*5 then there is no extra step to take the floor since any bits less than 2^0 are lost.

The multiplication by 13 can be done in a similar way to multiplication by 5. 13 is 1101_2 so $F * 13 = F_{3left} + F_{2left} + F$ where F = floor(A * 5/64). This only leaves the last subtraction operation. If G = floor(A * 5/64) * 13, then $A - G = A + G_{two'scomplement}$. The two's complement of G is found by




Figure 4: $g55_adder$ Schematic

taking the inverse and then adding 1. It is equivalent to -G. The result of this addition is mod(A, 13). A schematic for g55_mod13 was designed and using the same Create HDL Design File from Current File function a VHDL file was generated.

3 Testing

3.1 g55_comp6

The g55_comp6 circuit was tested through g55_lab1, which uses it as a component. Two testbenches were used. The first was automatically generated and only does 5 tests: when A and B are both 000000, when A is 101100 and B is 000000, when A and B are both 101100, when A is 111101 and B is 101100, and when A and B are both 111101. The output bit should be 1 in the first, third, and fifth cases and 0 in the second and fourth cases. The




Figure 5: $g55 \mod 13$ Schematic

second test is more exhaustive, using nested for loops to check all possible combinations of A and B. The std_logic_vector and to_unsigned functions are used to create words to set the inputs, and convert a loop counter to an unsigned integer word respectively.

$3.2 \quad g55 \mod 13$

Two tests were performed on the g55_mod13 circuit and one of its components, the g55_adder circuit. The g55_adder is tested in a similar fashion as the g55_comp6: all possible values of the inputs A and B are entered using nested for loops. For the sake of simplicity, the g55_mod13 is only given 8 preset tests. It is tested with inputs 0, 3, 7, 13, 19, 27, 30 ,and 9 which should yield outputs of 0, 3, 7, 0, 6, 1, 4, and 9 respectively. The values were chosen to provide for a variety of inputs with respect to 13, including 0, an integer less than 13, equal to 13, greater than 13, and greater than 2*13.




Figure 6: $g55_comp6$ Simple Testing

3.3 Results and Discussion

All the tests ran successfully with some tweaking necessary in the case of the g55_mod13. This success demonstrates the group's ability to design schematics for circuits, use those circuits as components in a modular way, design tests for circuits, and simulate these tests. From here more challenging designs can be attempted. Some important observations were made about the VHDL files generated from the schematics. First, in all cases the generated file is not concise. For example rather than expressing bit shifting with 'A(5 downto 3) <= B(4 downto 2);' it would generate 'A(5) <= B(4); A(4) <= B(3); A(3) <= B(2);'. For larger circuits this could hinder readability and make referencing old designs or debugging more difficult.

Also, the generated VHDL files don't always describe the schematic in the most intuitive way. What might appear to be a bus on the schematic may in fact not be, and connections between different components or signals that appear in the schematic may not be reflected properly in the VHDL. This caused some issues with debugging the g55_mod13, with improper connections being responsible for undefined values and incorrect connections per-

sisting in the circuit. Use of automatically generated VHDL in the future should be checked so these and similar problems do not appear.




Figure 7: $g55_comp6$ Full Testing




Figure 8: $g55_adder$ Testing




Figure 9: $g55_mod13$ Testing