Honorady Sonchez Dan René DSD Le 64 x 8 Utilgendo un arreglo de memoras ROM A1 02 A3-A0 D3 D4 CS 05 D6 0,020100 CQ 10 AO 41 02 42 A3-AO Ds D4 DS 23 DG D7 Do 01 A2 02 A3-40 05 09 05 cs 06 100 10 43-A0 02 D5 DE

2) Existir codigo en VHDL Para una memoria RAM & 32 x4 Library ieee; use ieee.std-logic_1164.all; use ieee.std-logic_unsigned.all; entity m-ram is port (cs, rw: in std-logic; I: in std_logic_vector (3 downto 0); A: in std-lagic-vector (4 downto 0); O: out stel logic - vector (3 down to O); end m-ram; type ram is array (31 downto 0) of std layer - vector (3 downto 0); Signal clk-ryclk-w: std-logic; begin clk-w <= not(rw) and not(cs); clk-r <= rw and not(cs); excritura: process (CIR_W) begin if (clk-w'event and clk-w='1') then end if i dato (conv_integer (A)) (= I i end process: Legtura : process (c/k-r) begin if (cs='1') then 0 <= "2222"; elsif (clk_rievent and clk-r=111) then 13-10/ end if: dato (conv-integer(A)); end process; end mem - ram;



