


Examen DSD

Hernández Sánchez Juan René

1) Dibujar un arreglo de memoria ROM de 64×8 utilizando memoria 16×4



2) Escribir código en VHDL Para una memoria RAM de 32×4

```
Library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity m_ram is
    port ( cs, rw: in std_logic;
          I: in std_logic_vector(3 downto 0);
          A: in std_logic_vector(4 downto 0);
          O: out std_logic_vector(3 downto 0));
end m_ram;

architecture mem_ram of m_ram is
    type ram is array(31 downto 0) of std_logic_vector(3 downto 0);
    signal data: ram;
    signal clk_r, clk_w: std_logic;
begin
    clk_w <= not(rw) and not(cs);
    clk_r <= rw and not(cs);

    escritura: process (clk_w)
    begin
        if (clk_w'event and clk_w='1') then
            data(conv_integer(A)) <= I;
        end if;
    end process;

    Lectura: process (clk_r)
    begin
        if (cs='1') then O <= "zzzz";
        elsif (clk_r'event and clk_r='1') then
            O <= data(conv_integer(A));
        end if;
    end process;
end mem_ram;
```


3) A partir del siguiente circuito obtener el Diagrama de estados




Tabla Característica

T	Q+	Q
0	Q	Q
1	Q	Q

$$D = (X \oplus Y_1) \bar{Y}_2 = (X \bar{Y}_1 + \bar{X} Y_1) \bar{Y}_2 = X \bar{Y}_1 \bar{Y}_2 + \bar{X} Y_1 \bar{Y}_2$$

$$T = (X \oplus Y_1) = X \bar{Y}_1 + \bar{X} Y_1$$

$$Z_1 = (X \oplus Y_1) = X \bar{Y}_1 + \bar{X} Y_1$$

$$Z_2 = (X \oplus Y_1) \bar{Y}_2 = X \bar{Y}_1 \bar{Y}_2 + \bar{X} Y_1 \bar{Y}_2$$

Para T Y1

Y2	Y1	X
		0 1
0	0	0 1
0	1	1 0
1	1	1 0
1	0	0 1

Para Y1

Y2	Y1	X
		0 1
0	0	0 1
0	1	0 1
1	1	0 1
1	0	0 1

Para D Y2

Y2	Y1	X
		0 1
0	0	0 1
0	1	1 0
1	1	0 0
1	0	0 0

	X
	0 1
A	A/00 C/11
B	D/01 B/10
C	A/00 B/10
D	A/00 B/10

Para Z1


Y2	Y1	X
		0 1
0	0	0 1
0	1	0 1
1	1	0 1
1	0	0 1

Para Z2

Y2	Y1	X
		0 1
0	0	0 1
0	1	1 0
1	1	0 0
1	0	0 0

Para X

Y2	Y1	X
		0 1
0	0	00/00
0	1	10/01
1	1	00/00
1	0	00/00



4)

