
C-MOS I/O PORT EXPANDER

-TOP VIEW-



PIN No.	1/0	SIGNAL									
1		NC	17	1/0	PC6	33		NC	49	1/0	PX0
2	-	NC	18	1/0	PC7	34	-	NC	50	1/0	PX1
3	1/0	PB1	19	-	NC	35	1/0	D3	51	-	NC
4	1/0	PB2	20	9	PD0	36	1/0	D4	52	1/0	PX2
5	1/0	PB3	21	10	PD1	37	1/0	D5	53	1/0	PX3
6	1/0	PB4	22	I/O	PD2	38	1/0	D6	54	1/0	PAD
7	I/O	PB5	23	I/O	PD3	39	I/O	D7	55	I/O	PA1
8	1/0	PB6	24	I/O	PD4	40	- 1	CLR	56	1/0	PA2
9	1/0	PB7	25	1	GND	41	_	RST	57	-	GND
10	-	GND	26	-	VDD	42	ı	GND	58	-	VDD
11	I/O	PC0	27	I/O	PD5	43	Ι	WR	59	1/0	PA3
12	1/0	PC1	28	1/0	PD6	44	_	RD	60	1/0	PA4
13	1/0	PC2	29	1/0	PD7	45	I	cs	61	1/0	PA5
14	1/0	PC3	30	I/O	D0	46	Ī	A0	62	1/0	PA6
15	1/0	PC4	31	1/0	D1	47	Ι	A1	63	1/0	PA7
16	1/0	PC5	32	I/O	D2	48	I	A2	64	1/0	PB0

cs	RD	WR	A2	A1	ΑO	MODE
0	0	1	0	0	0	PORT A → DATA BUS
0	0	1	0	0	1	PORT B → DATA BUS
0	0	1	0	1	0	PORT C → DATA BUS
0	0	1	0	1	1	PORT D → DATA BUS
0	0	1	1	0	0	PORT X → DATA BUS
0	0	1	1	0	1	
0	0	1	1	1	٥	
0	0	1	1	1	1	
0	1	0	0	0	0	DATA BUS → PORT A
0	1	0	0	0	1	DATA BUS → PORT B
0	1	0	0	1	0	DATA BUS → PORT C
0	1	0	0	1	1	DATA BUS → PORT D
0	1	0	1	0	0	DATA BUS → PORT X
0	1	0	1	0	1	
0	1	0	1	1	٥	DATA BUS → CTL REG. 1
0	1	0	1	1	1	DATA BUS → CTL REG. 2
1	Х	Х	Х	Х	X	DATA BUS; HI-Z

0 ; LOW LEVEL
1 ; HIGH LEVEL
X ; DON'T CARE
HI-Z ; HIGH IMPEDANCE

D0 - D7 ; DATA BUS INPUTS/OUTPUTS

CS ; CHIP SELECT INPUT

RD ; READ STROBE INPUT

WR ; WRITE STROBE INPUT

A0 - A2 ; ADDRESS INPUT

RST ; RESET INPUT

CLR ; CLEAR INPUT

PA0 - PA7 ; PORT A INPUTS/OUTPUTS PB0 - PB7 ; PORT B INPUTS/OUTPUTS PC0 - PC7 ; PORT C INPUTS/OUTPUTS PD0 - PD7 ; PORT D INPUTS/OUTPUTS PX0 - PX3 ; PORT X INPUTS/OUTPUTS

