Name: _	
Lab 1: Zynq-SoC Design Flow	
/10	VHDL for Full adder
	VHDL for 32-bit adder/sub (using generic and for-generate)
/10	VHDL testbench (corner cases & random testing)
/10	VHDL testbench simulation (running correctly, assert report (if any))
/15	Generating bitstream successfully
/10	C\C++ testbench (corner cases & random testing)
/15	C\C++ testbench simulation (running correctly)