
Justin Pacella 04/16/2023

Lab 6 Report

Hardware Acceleration for 2d Convolution


Shift Register Implementation

Ring Buffer Implementation



The observed execution time was 2.669 milliseconds. This roughly corresponds to the predicted 2.627 milliseconds (clock_prd * latency = 10ns * 262661).

Output Images



The images resulting from each implementation seem to be identical. However, the simulated hardware output has a small (1 pixel) bright strip along the bottom. The explanation for this likely resides in how Vivado HLS simulates hardware on a CPU.