Hardware Area-Latency Pareto Optimization and Layer-Wise Ablation for Real-Time DWNetV2-UNet on Kintex-7 FPGA





