4.2 bits **5.** 7 bits 6. 1 bit 7. 4 bits for minutes 6 bits for seconds **Total 43 bits** (c) Why might part b be a better way to specify the state? The assignments in (b) are easier to decode Shown below is a partially completed state diagram of a finite state machine that takes an input string of H (heads) ant T (tails) and produces an output of 1 every time the string HTHH occurs. a. Complete the state diagram of the finite state machine that will do this for any input sequence of any length Completed state machine is shown in the figure below

H

0

H

00, 01, 10

01

10, 11

4

11 10 01 00

D[7:4]

xΕ

A[1:0]-

11 10 01 00

D[11:8]

4

11 10 01 00

D[3:0]

xF

A[1:0]-

Department of Electrical and Computer Engineering

The University of Texas at Austin

We want to make a state machine for the scoreboard of the Texas vs. Oklahoma Football game. The following information is required to determine the state of the

(b) Suppose we make a separate logic circuit for each of the seven elements on the scoreboard, how many bits would it then take to store the state of the

EE 306, Fall 2019

Due: 14 October, before class

1. Score: 0 to 99 points for each team

TAs: Sabee Grewal, Arjun Ramesh, Joseph Ryan, Chirag Sakhuja, Meiling Tang, Grace Zhuang

5. Yardline: any number from Home 0 to Home 49, Visitor 0 to Visitor 49, 50

(100*100)*4*100*4*101*2*901 = 2912032000000.

 $2^41 < 2912032000000 < 2^42$ so we need 42 bits

7. Time remaining: any number from 0:00 to 15:00, where m:s (minutes, seconds)

(a) What is the minimum number of bits that we need to use to store the state required?

Init

0

For example,

Number of byes = address space x adressability. $2^4 \times 2^3 = 2^7 = 128$ bytes

machine that describes the behavior of the elevator controller. How many bits are needed for the inputs?

00

00, 01

H

T

0

the output would be: 0 0 0 0 0 0 1 0 0 1 0 0 0

Recall the elevator controller problem on Problem Set 2. You were asked to design the truth table for an elevator controller such that the option to move up or down

elevator is in has 4 floors. The input to the state machine is the next requested floor. There will be a state for each floor the elevator could be on. Draw a finite state

by one floor is disabled. If there is a request to move only one floor or to move zero floors, the elevator should remain on the current floor. For this problem, you will design the state machine for the sequential logic circuit for an elevator controller which performs the same operation. You can assume that the building the

0

if the input string is: H H H H T H

If a particular computer has 8 byte addressability and a 4 bit address space, how many bytes of memory does that computer have?

Two bits for input. There are technically no output bits, but there are 2 bits needed to represent the current state.

b. If this state machine is implemented with a sequential logic circuit how many state variables will be needed?

Note that the 8^{th} coin toss (H) is part of two HTHH sequences.

Yale N. Patt, Instructor

2. Down: 1, 2, 3, or 4

4. Quarter: 1, 2, 3, 4

scoreboard?

3. Yards to gain: 0 to 99

6. Possesion: Home, Visitor

1.7 x 2 bits

2. 2 bits

3.7 bits

3 bits

4. Elevator Problem Revisited

3. (3.31)

Problem Set 3

game:

10 00 10 00 01, 10, 11 5. (3.33) Using Figure 3.21 on page 69 in the book, the diagram of the, 2^2 -by-3-bit memory.

a. To read from the fourth memory location, what must the values of A[1:0] and WE be?

after this change was made?

counter.

11

WE-

a. What is the address space of this memory?

b. What is the addressability of this memory?

A[1:0]

01

10

00

11

WE

0

1

0

1

R6

R7

Memory Location

x3000

x3001

x3002

x3003

Fetch

Decode

Evaluate Address

Fetch Operands

Execute

Store

x3000

x3000

Value

x62BF

x3000

x3001

x62BE

IR

MAR

MDR

PC

8. (3.41)

c. What is the total size in bytes of this memory?

Di[15:0]

xFADE

xDEAD

xBEEF

xFEED

 2^2 =4 memory locations.

16 bits.

8 bytes.

xC

A[1:0]

reading memory or writing to memory. Complete the missing entries in the table.

Read/Write

Read

Write

Read

Write

proper change (Hint: There are five such final states). From the final state, the next coin that is put in will start the process again.

10

D[15:0]

x4567

xDEAD

x0123

xFEED

10

each location the addressability is still 3 bits

memory cell represents 4 bits of storage instead of 1 bit of storage. This can be accomplished by using 4 Gated-D Latches for each memory cell instead of using a single Gated-D Latch. The hex digit inside each memory cell represents what that cell is storing prior to this problem. A[1:0] $D_i[15:12]$ $D_{i}[11:8]$ $D_{i}[7:4]$ $D_{i}[3:0]$ 00 WEх2 хЗ х0 х1 01 <u>4</u> х5 х7 х4 х6 10 х9 хВ х8 xΑ

хD

A[1:0]-

Figure 3: 2²-by-16 bit memory

d. This memory is accessed during four consecutive clock cycles. The following table lists the values of some important variables just before the end of the cycle for each access. Each row in the table corresponds to a memory access. The read/write column indicates the type of access: whether the access is

The Eta Kappa Nu (HKN) office sells sodas for 35 cents. Suppose they install a soda controller that only takes the following three inputs: nickel, dime, and

quarter. After you put in each coin, you push a pushbutton to register the coin. If at least 35 cents has been put in the controller, it will output a soda and proper change (if applicable). Draw a finite state machine that describes the behavior of the soda controller. Each state will represent how much money has been put in (Hint: There will be seven of those states). Once enough money has been put in it, the controller will go to a final state where the person will receive a soda and

11 10 01 00

D[15:12]

To read from the fourth location A[1:0] should be 11, to read from memory the WE bit should be 0. To write to memory the WE bit must be 1.

many additional memory locations could be added to this memory without having to alter the width of the program counter?


b. To change the number of locations in the memory from 4 to 60, how many address lines would be needed? What would the addressability of the memory be

To address 60 locations you need 6 bits of address line, which means your MAR is 6 bits . However since we did not change the number of bits stored at

c. Suppose the width (in bits) of the program counter is the minimum number of bits needed to address all 60 locations in our memory from part (b). How

You need 6 bits for part b, which can address 64 different locations so you could add 4 more locations and not have to increase the width of the program

7. The figure below is a diagram of a 2^2 -by-16-bit memory, similar in implementation to the memory of Figure 3.21 in the textbook. Note that in this figure, every



	Result																		
	Hint: Examplinstructions.	le 4.2 or	n page	e 104 illu	ıstra	ates the 1	DR in	ıstruct	tion of	the LC-	3. N	Notice that v	alues	of mem	nory location	s ×3000, and	3003 can be	interpreted	as LDR
	Fetch Decode Evaluate Ac Fetch Oper Execut Store Res	e > ddress > rands > e >	x3004 x3004 x3004 x3004	x62BE x62BE x62BE x62BE	x30 x30 x30 x30	003 x62E 003 x62E 003 x62E 000 x62E	E x3 E x3 E x3 F x3 F x3	3000 x 3000 x 3000 x 3000 x	x3000 x3000 x3000 x3000	x3002 x x3002 x x3002 x x3002 x	x300 x300 x300 x300	00 x3000 x 00 x3000 x 00 x3000 x	3000 3000 3000 3000	x3000 x x3000 x x3000 x x3000 x	3000 3000 3000 3000				
10.	b. What120 rec. What	55 opco is the m pcode, s is the m egisters is the m	des ar ninimu 8 bits ninimu 15, 7 bit naxim	unuse um numb are req um numb ts to rep um num	egis ber uiro ber ores	ters, and of bits re ed to rep of bits re ent the I	everg quire resei quire DR D bit	y regised to rest the ed to rest the	eprese e OPC eprese	ent the OF ODE ent the De	estir	DE? nation Regi ding?			or every opc	ode,			
11.	A State Diag We wish to in The game is paccumulate p 100 points. Y X=0 and Y=0 which point v	played voints. Wour job O. Cards	with the call today from	ne composite to ON the deck	uter tem NLY k are	and a dept a round design a	ck of d. Af finit	f cards fter plate te state	s. Eacl ayer A	h card ha A finishes hine to k	is or s his teep	n it one of f s five round track of the	our vas, it is	alues (X s player ATE of th	I, Y, Z, and N B's turn. Plane current ro	N). Each play y continues u und. Each ro	er in turn ge until one of t und starts in	ts five attem he players ac the intial sta	pts to ecumulates ate, where
	The transistic	ons are a	as foll	ows:															
3	X: The numbe	er of X's	is inc	remente	d, p	roducing	a ne	w stat	te for t	the round	1.								
•	Y: The number	r of Y's	is inc	remente	d, p	roducing	a ne	w stat	te for t	he round	1.								
	Z: If the numb does not chang		s is le	ss than 2	2, th	e numbe	of X	X's is i	incren	nented, p	rodı	ucing a new	state	e for the	round. If the	number of 2	X's is 2, the s	state of the co	arrent round
]	N: Other infor	mation	on the	card giv	ves	the numb	er of	f point	ts accı	ımulated	l. N	also termin	ates t	he curre	nt round.				

Important rule: If the number of X's or Y's reaches a count of 3, the current round is terminated and another round is started. When a round starts, its state is X=0, Y=0.

On the diagram below, label each state. For each state draw an arrow showing the transition to the next state that would occur for each of the four inputs. (We have

und

MASTER

D

WE

Q

SLAVE

Q

D

WE

D

WE

Q

MS flip-flop

output

Q

MS flip-flop

Note, we did not specify outputs for these states. Therefore, your state machine will not include outputs. It will only include states and transistions represented by inputs.

Hint: Since the number of X's and Y's specify the state of the current round, how many possible states are needed to describe the state of the current round.

Hint: A state can not have X=3, because then the round would be finished, and we would have started a *new* current round.

include states and transistions represented by inputs.

provided sixteen states. You will not need all of them. Use only as many as you need).

For each phase of the new instruction cycle, specify the values that PC, IR, MAR, MDR, R1, and R2 will have at the end of the phase in the following table:

R1

R2

R3

R4

R5

R6

R7

R0

CLK Note that the input value is visible at the output after the clock transitions from 0 to 1. Shown below is a circuit constructed with three of these flipflops.

CLK

Your job: Fill in the

The Master-Slave flipflop we introduced in class is shown below.

input-

D

WE

Q

MS flip-flop

12. Trying Out Flip-Flops

					DO				D	1		D2	
or D2	2, D1	, D0 for e	ach o	f clock	cycles s	hown: (l	In Cycle	0, all th	ree flip-	flops ho	ld the v	alue 0)	
				cycle 0	cycle 1	cycle 2	cycle 3	cycle 4	cycle 5	cycle 6	-		
												"edge" of D,	
			D2	0	(1	1	1	0	0	0	رـــا	
			D1	0	(١	0	0	1	1	0	e "edge" of Do	
			D0	0	1	0	1	0	1	0	1	E inverts on	
			ı	,	'edg		n bold			•		Fositive 'edge" of clock	
	In	10 words or	less, w	hat is this	circuit do	ing?							
		Dz, D,	, D	9 0	nct	2~	9	decre	ment	ing			
		Cour	ter										

D

WE

n LC-3 machine language that loads a 1 into R0 if the value in R1 is identical to the value in R2, and loads a 0 is 13. Write a progra R2 are different. 0101000000100000; R0 <- 0 10010110101111111; R3 <- NOT(R2) 0001011011100001; R3 <- R3 + 1; in effect, makes R3 <- -R2 0001001001000011; R1 <- R1 + R3; in effect, makes R1 <- R1 - R2 000010100000001; branch to the last instruction if negative or positive 000100000100001; R0 <- R0 + 1 (makes R0 1 instead of 0) 1111000000100101; HALT 14. What does the following program do (in 20 words or fewer): 0101 100 100 1 00000 1001 000 001 111111 0001 000 000 1 00001 0001 000 000 000 010 0000 100 000000001 0001 100 100 1 00001 1111 0000 0010 0101

0101 101 001 1 00001 0000 101 000000001 0001 000 000 1 00001 1111 0000 0010 0101

Makes $R4 \leftarrow 1$ if R2 >= R1; else, makes $R4 \leftarrow 0$. Makes R0 <- 1 if R1 is even; if R1 is odd, makes R0 <- 0.

15. What does the following program do (in 20 words or fewer): 101 000 000 1 00000