


Dr Bouganis, Mrs Perea

FPGA FLAP YOUR HANDS



Imperial College London, EIE1 2019

Word count: 7877

Group 3

FLOREA Victor – victor.florea18@imperial.ac.uk

GUERRE Maëlle – maelle.guerre18@imperial.ac.uk

RAMMAL Jaafar – jaafar.rammal18@imperial.ac.uk



TABLE OF CONTENTS

ABSTRACT.....	2
INTRODUCTION	2
PROJECT MANAGEMENT.....	5
PROJECT DESCRIPTION	7
I. GENERAL DESCRIPTION	7
1. <i>Limitations</i>	8
2. <i>Updated decisions</i>	10
II. HIGH LEVEL DESCRIPTION	13
1. <i>Writing the code</i>	13
2. <i>Creating Blocks of Hardware</i>	21
III. RESULTS AND DISCUSSION.....	26
1. <i>HLS Synthesis - Optimising the 1080 p loop with no image input</i>	26
2. <i>HLS Synthesis - Optimising the output 720p with image input</i>	30
3. <i>Creating the blocks</i>	35
IV. DISPLAYING THE OUTPUT	37
1. <i>Flappy bird in python</i>	37
2. <i>Displaying on screen</i>	41
CONCLUSION	45
FUTURE WORK	44
APPENDIX	46

ABSTRACT



Real time video processing is an interesting problem to be approached via a hardware implementation. The purpose of this project is to use a hardware system, a ¹ Field Programmable Gate Array (FPGA)¹, to implement a game with user interaction. By adding a camera video stream as an input and the HDMI monitor to output the player, it will be possible for the system to perceive and react to the user's inputs. The expected result for such a project is a smooth-running game with a user input being a flap movement. Such result would improve and enhance the user's experience when compared to a screen or board game where they might not be as involved. Whilst the hardware implementation was feasible, the choices to narrow down such a project and optimise it relied mostly on trials and testing.

INTRODUCTION

A - Flappy bird: initial game description

Flappy Bird is a classical side-scroller game, developed by the programmer and Vietnamese video game artist Dong Nguyen for iOS. The player controls a bird who attempts to fly between columns of green pipes without hitting them.




Figure 1 - Screenshot of the game Flappy Bird by Dong Nguyen

¹ Field Programmable Gate Array (FPGA): Gate-array where the logic network can be programmed into the device after its manufacture. Description on part II, B.

Since the background moves at a constant speed, the only move available to the player is to change the vertical position of the bird by jumping. It was the most downloaded free game in the App Store at the end of January 2014 with 50 million downloads². This game rapidly became so addicting that its creator decided to remove it from online stores.




Diagram 1 - Flappy Bird Information Flow

B - Video input Flappy bird: updated description



The expected output of the project developed in this report is to implement the game flappy bird as described above, on a Field Programmable Gate Array (FPGA). The main purpose of this design is to allow the user to interact with the game by *flapping* their hands in the air, in front of the monitor. In this report, a flap will be defined as the arm moving from being perpendicular to the body to arms lying along the torso.



Figure 2 - Person "Flapping" their arms

² Source: BBC.

This specific move should result in making the bird jump a certain height, according to the game. The user's move would be recorded and stored through an input video; each frame will be transferred to the PYNQ³ board.




Diagram 2 - Flap Your Hands Information Flow

C - Objective of the work



The idea behind such work is to distance the users from the phone and create a more ludic, interactive and realistic game which recognise the user's features. In order to get efficient results, it has been chosen that the user will wear a bracelet to ease the recognition of movements.

D – Background theory



Since there is no online document nor any book that refer to anyone attempting to develop such a game on a FPGA, there is no possibility to makeup a background theory based on previous attempts to design this project.

³ Pynq is an open-source project from Xilinx to make the design of embedded system process easier.

PROJECT MANAGEMENT



Once the primary ideas for the project were set, a preliminary allocation of work split the work between team members. This allowed to provide an overview of the project's theoretical evolution over months. The following table leaves out freedom of organisation since it can contain uncertainties, changes due to unexpected constraints or errors in the design process.

Preliminary allocation of work



Table 1 - Monthly allocation of work

	February	March	April	May	June
Jaafar	Labs & Python testing	'Detect flap' code	Python flappy bird	Python flappy bird display	Oral presentation and end of the project
Maëlle	Labs & Python testing	Labs & report	Result analysis	Report writing	
Victor	Labs	Labs & report	High level synthesis	'Detect flap' skin color	

A GANTT chart was also created in order to give an overview of the how different phases of the work could be allocated. Instead of using a strategy based on weekly tasks, it was decided to set deadlines depending on how long each task was expected to last. Such technique allows to visualise both the project's milestones, structure and everyone's contribution. Because some tasks of the project depend on others to be done, this chart also illustrate how each phase contributes to the goals of the project as a whole. Whilst the first GANTT chart⁴ was done keeping in mind that some parts were expected to change, this one is more realistic since it has been developed from the various unexpected constraints faced during the project. It was decided to prioritise the creation of a more 'basic' game, easier to code and to synthesise, so it could then be improved regarding the amount of time left and team's ideas.

The chosen strategy for the allocation of work was based on each team member's strengths. One member will mainly code, another one can do the planning and preparation researches and the last member will be the most comfortable using Vivado. Even though this strategy was set, the fact that every team member will take part in every step of the project must be outlined. One of the goals of this project is that every member is comfortable with every phase of the project.

⁴ GANTT Chart from the previous report, cf Flap your hands, April 2019

GANTT chart (updated) – example date of the chart progress state : 7/05/2019

Table 2 - Update GANTT Chart

Project Start: Mon, 2/11/2019				
TASK	ASSIGNED TO	PROGRESS	START	END
Phase 1 - Set up of the project		100%		
Generating ideas	TEAM	100%	2/11/19	3/11/19
Keeping track of the labs	TEAM	100%	2/11/19	3/11/19
Phase 2 - Detect input movement using openCV				
Skin color detection	Maëlle	100%	3/11/19	3/26/19
Average personalised object position	Jaafar	100%	3/11/19	3/26/19
Phase 3 FPGA - implementation				
Program " detect flap"	Jaafar	100%	3/26/19	4/5/19
High level synthesis (bracelets)	TEAM	100%	4/5/19	4/20/19
HLS program for skin color detection	Victor	60%	5/7/19	5/14/19
High level synthesis (skin)	Victor	10%	5/14/19	5/21/19
Phase 4 - Interpretation				
Printing in 3D a green bracelet	Victor	50%	5/7/19	5/7/19
Analysing the results, writing the report	Maëlle	60%	3/26/19	5/19/19
Oral presentation	Maëlle	10%	5/19/19	6/8/19
Phase 5 - CPU Operations				
Python Flappy Bird Game	Jaafar	100%	3/26/19	4/5/19
FPGA Feed Coordination	Victor	60%	4/5/19	4/20/19
Screen Output (Display)	TEAM	100%	4/5/19	5/7/19

PROJECT DESCRIPTION



I. GENERAL DESCRIPTION



The goal of this project is not to exactly reproduce the game's particularities but to create a game based on Nguyen's idea, that is smooth and comfortable to play for the users. The following constraints have therefore been set to develop the game to the Flappy Bird created by Dong Nguyen.

1. The display of the game - background, bird, pipes and score counting - will remain the same.
2. The height of the jump, size of the screen output, number of pipes and speed of the background can be modified.

The main technical goal of this project is therefore to identify hand-flapping motion realized by the user and responsively update corresponding actions on the game running in real-time on the output monitor.




Figure 3 - Expected Screen Output

The expected display – output on screen will not *only* be the flappy bird game like in the conventional phone screens, but a combination of the hand detection, and the game. This will allow the users to see themselves on the screen as well as making sure that the flap detection is efficient. It will then be possible to adapt the threshold for this detection depending on the output screen.

1. LIMITATIONS

It is possible to translate the global constraints from above, combining them with technical constraints set by Imperial College to create the following table.

Table 3 - Constraints for the project

Function	Appreciation criteria	Flexibility
Main function: Bird from the game jumps when the user flaps their hands	Speed response between user input and game output	±0.1 seconds
Constraint 1: Detecting the user's arms	Noise – number of pixels which are not the user's arms but detected as such.	Undefined – depends on the program's efficiency
Constraint 2: Detecting a “flap” from the user	Correlation between the output Boolean “flap” and the user flapping.	None
Constraint 3: Working performance	Functionality, smooth operations	Time for operations to process not perceived by human.
Constraint 4: Complexity of the project	- Ability to work with different users, - Detection independent from background / environment	None
Constraint 5: Budget and material	Using an HLS tool and the board PYNQ-Z1 from diligent – Xilinx Field Programmable Array (FPGA), SD card and software provided, minimum budget	± 20 £
Constraint 6: Displaying the output	- Flappy bird game response time - Flap detector video output in black and white response time	±0.2 seconds

In order to separate each part of the project and sum it up visually, a “agile” diagram was created. This consists in different loops, or “scrums” for each phase of the project. Every stage of each phase will be described further in this report.




Diagram 3 - 'Agile' diagram with scrums for each phase of the project

2. UPDATED DECISIONS

In the previous report about this project (cf [Flap your hands](#), April 2019), the initial proposition was to create two blocks for the flap detection. The following graph sums up this initial proposition.




Diagram 4 - Past Logical Diagram of the project

In this report, the decision has been made to combine the ‘hand position detection’ and ‘flap detection’ blocks in order to generate only one block of hardware. The reasons behind this choice are the following:⁵

1. One function will be quicker to write than two functions that depend on each other.
2. By combining the two functions, there is no need to store the mean value of the pixels and transfer it to the flap detection, which will reduce the time to compute the Boolean “flap”.
3. There are less risks of errors between block diagrams due to clock timing or connecting the blocks.

⁵ After testing and optimising, this was changed to optimise the frame per second rate.

4. This will reduce the time to generate the bitstream. Writing two functions would double the amount of time due to all the operation to run the HLS synthesis, RTL verification, IP and bitstream creation.

It was also discussed rather the Flappy Bird game should run on CPU or FPGA. Due to time requirements, it was chosen to keep the game running on the CPU as a base idea.




Diagram 5 - Current Logical Diagram for the project

The functionality of each block described on this diagram can be found in part II, High level description. The comparison of these two diagrams enhances the four points above. By combining the two blocks running on the FPGA, less variables are used between blocks, and the functions are simplified. The parts of the programs which are written on the same line can run at the same time, reducing the throughput.⁶ The exchange of information within the blocks is also simplified and clearer, as the following diagrams shows.




Diagram 6 - Past Information flow between FPGA and CPU




Diagram 7 - Current Information flow between FPGA and CPU

The layout of the display has also changed. Instead of showing the output for “rise”, “flap” and the code on the right-hand side, the screen will be split in 3. The left-hand side will compare the input video with the black and white video output, whilst the game will be played on the right-hand side.



⁶ Throughput: measure of how many units of information can be processed in a given amount of time.



II. HIGH LEVEL DESCRIPTION

Before generating the hardware for the game to run smoothly, it is primary to write the software first and make sure it is optimised.

1. WRITING THE CODE

A) PYTHON SIMULATION

Some specific decisions about the “flap detection” C++ block had to be made beforehand and needed some testing.

Writing a code in python allowed a first easy use of the OpenCV library⁷. This library saves the time of writing the full colour or detection program. The code can be found in the appendix.

The process requires different steps:

- Initialize skin colours with a box
- Apply the range on every pixel in the frame and colour the pixel black or white

The idea behind the recognition on this program, is to use a ratio between Red, Green and Blue (RGB ratio), in order for the recognition to be possible independently from the change of lighting or shadows.

- Input: video stream
- Output: mean value of the skin colour, black and white video – skin in white, background in white.

The purpose of the little program was to try different colors and set a threshold for the recognition of the flap.

⁷ OpenCV (Open Source Computer Vision Library) is an open source computer vision and machine learning software library. OpenCV was built to provide a common infrastructure for computer vision applications and to accelerate the use of machine perception in the commercial products.




Diagram 8 - Colour recognition code summary

A-I) Skin colour test

The image below depicts the amount of noise for skin colour parameters. The noise is due to the fact the program uses RGB ratio. Skin colour being often close to pink or brown, the amount of red in the ratio is very high, whilst the green and blue are low. Most of walls, desks, tables and chairs are conventionally beige or brown – which increases the chances of having noise when using a threshold that is too high.




Figure 4 - Results of RGB Hand Recognition

Table 4 - Comparison of results and expectations for hand recognition

Element of the picture	Hand	Face	Body	Background
Expected	White	White	Black	Black
Output	90% White	20% White	Black	90% Black

The output image is satisfying yet can be improved. The face is detected, as well as part of the background. Using different skin colour tones improved the recognition. The next step for more improvement would be to use a non-skin colour and compare to the result above.

A-II) Green colour test

On the other side, using a non-common colour, such as green, surprisingly improves the colour detection. The choice of this colour was made based on an RGB scale because Red and Blue are common colours in the world⁸.

Table 5 - Comparison of results with expectation for green recognition

Element of the picture	Bracelets	Arms & Face	Body	Background
Expected	White	Black	Black	Black
Output	White	Black	Black	Black

On the picture below, only the green scanned bracelet is detected, there is almost no noise. The contour and filling of the bracelet is almost ideal – all green pixels from the input video are outputted as white pixels. The background is not detected and does not generate any noise.




Figure 5 – Results of RGB Green recognition using Python

From these results, it was then possible to conclude that an object with a specific colour will preferably be used in order to improve the detection of the flap movement. It will :

- ease the process of movement recognition,
- allow to pre-set the RGB ratio. The user will not have to initialise the game with his skin colour.

To go further, it will be possible to implement skin recognition with another ratio such as HLS and compare it with RGB ratio for a green bracelet.

⁸ Source : Technopedia

B) C SIMULATION

The python code enhanced the idea that it is more efficient to use green bracelets.

- The function detects a colour.
- It has been decided to put the sensitivity threshold as an input in order to be modified from the python code without any need to synthesise the whole function again.
- The flap detection logic is included in the function. It is however split between the hand position detection and flap detection.

The whole function can be found in the appendix.




Diagram 9 - Variable Dependence in "flap" function

The diagram sums up the needed input and output for the Hand position detection (gray) and the Flap detection (light blue). The following table resumes the input and output.

Table 6 - 'Flap' functions inputs and outputs

Operation	Inputs	Outputs
Hand position detection	Array of pixels Height Width	Array of pixels modified Mean height (current position)
Flap detection	Current position Previous position Rise state	Flap state


Table 7 - Logic Table for "rise" and "flap" boolean outputs

Inputs		Outputs
CMH \geq PMH	Rise = True	Flap = False
CMH < PMH	Rise = True	Flap = True, Rise = False
CMH \geq PMH	Rise = False	Flap = False, Rise = True
CMH < PMH	Rise = False	Flap = False

The results of this function when running the C Simulation are similar to the Python test. The colour does not generate any noise.

B-I) Green color detection

Table 8 - Input/Output comparison for C code Green recognition

Input	Output
	

This function was optimised regarding its future efficiency as a block of hardware.

1. Since the HDMI in frame has the camera reduced to the upper quarter of the screen, this is the only area that has to be considered when calculating the mean height.
2. While scanning this area, it is more efficient to save the black and white output image on the FPGA memory.
3. Using only one for loop instead of several ones allows a maximised optimisation.
4. Reducing the resolution of the image also helps the design process time, optimising the game reactivity.

B-II) Skin color detection

Since the initial idea involved skin detection, it might be interesting to compare the green-detection solution above with skin detection.

As the test of skin colour detection using python OpenCV library in RGB was not conclusive, it is preferable to try using HSV (Hue, and brightness values and saturation thresholds to decide if a pixel is a skin colour).

The calibration can be made from a mean value taken from an array of pixel, inputted as a square. The user puts their hand on this square, press a key and calibrate for the skin.

The input would be just the image, and the calibration square dimension in pixels. The thresholds of hue, lightness and saturation can be set manually in order to compare efficiency depending on how much noise is generated in each case:

(i) Creating new coefficients for RGB

$$R' = \frac{R}{255}; G' = \frac{G}{255}; B' = \frac{B}{255}$$

$$C_{max} = \max(R', G', B'); C_{min} = \min(R', G', B')$$

$$\Delta = C_{max} - C_{min}$$

(ii) Hue Calculation

$$H = \begin{cases} 0^\circ, & \Delta = 0 \\ 60^\circ * \left(\frac{G' - B'}{\Delta} * \text{mod}[6] \right), & C_{max} = R' \\ 60^\circ * \left(\frac{B' - R'}{\Delta} + 2 \right), & C_{max} = G' \\ 60^\circ * \left(\frac{R' - G'}{\Delta} + 4 \right), & C_{max} = B' \end{cases}$$

(iii) Saturation calculation

$$f(x) = \begin{cases} 0, & \Delta = 0 \\ \frac{\Delta}{1 - |2L - 1|}, & \Delta < 0 \text{ or } \Delta > 0 \end{cases}$$

An issue raised by such formulas is that it implies the use of floating points, which would slow down the overall function. In order to use less resources and run a

faster design, it is possible to use integers. The final result will therefore only be an approximation, which can be acceptable for the application needed – skin recognition and not displaying of a new output.



Figure 6 - Input image for skin detection using Vivado HLS



Figure 7 - Output image for skin detection using Vivado HLS

The output image noise is not reduced in comparison to an RGB colour detection. Using a green colour is therefore still the best and safest solution for an optimised “flap” detection.

2. CREATING BLOCKS OF HARDWARE

A) HIGH LEVEL AND LOGICAL SYNTHESIS

The purpose of using Vivado HLS and Vivado is to break down a high-level language into logic blocks in order for it to be stored as hardware. Overall, the process involves:

1. A **HIGH-LEVEL SYNTHESIS** (Vivado HLS) to transform the high-level language (C++) into Verilog or VHDL (VHSIC⁹ Hardware Description Language). This is a hardware description language used to describe digital systems such as FPGA and integrated circuits.
2. A **LOGIC SYNTHESIS** (Vivado), from the Hardware Description Language to a bitstream that can be sent on the FPGA to access the hardware.




Diagram 10 - Language levels and types of synthesis

The following diagram (11) displays the link between the C code and the Register Transfer Level (RTL) code. This code is an intermediate language between the high-level description (behavioural) and purely logic (Structural). A RTL “wrapper” for the HDL language allows to use the testbenches from the C code to make sure the generated code by Vivado HLS performs the correct directions.

⁹ VHSIC : Very High Speed Integrated Circuit




Diagram 11 - Language Levels and tools to translate one from another

Once the RTL¹⁰ code is created, it is therefore possible to use the testbench to evaluate the implementation cost in hardware of the C code. The design iteration optimises the high-level synthesis code to decrease the amount of hardware used and increase the throughput. In order to do so, some techniques that can be used are:

1. Changing the clock frequency to perform more operations in a single clock cycle,
2. Pipelining the loop or the data flow. Loop unrolling can be used to perform the different iterations of the same loop in the same clock cycle,
3. Change the custom precision of the variables. For example, a signed 32 bits arithmetic number needs more clock cycles to be computed than an unsigned 16 bits number.
4. Several operations on loop can also be made such as merging them if they don't need each other's data to be processed.
5. Since it is very costly in time to access memory, changing the array partition can optimize the throughput of the program.

¹⁰ RTL : Register Transfer Level Language




Diagram 12 - Vivado HLS structure

B) AVAILABLE MATERIAL – PYNQ BOARD

One of the constraints of the design is for it to be performed using a HLS tool and the PYNQ-Z1 board from Diligent. Among other things, this board contains:

- 32 bit processor core,
- Xiling 7 series FPGA,
- On-board memories,
- Video and audio I/O,
- USB,
- Ethernet,
- HDMI.

It uses Python for both programming the processors and interfacing with the overlays.




Figure 8 - Picture of the PYNQ board




Figure 9 - Programmable Logic (PL) board structure

The Programmable Logic (PL) board structure is made up of logic circuits called overlays.¹¹

¹¹ Overlays : “overlays are analogous to software libraries. A software engineer can select the overlay that best matches their application. The overlay can be accessed through an application programming interface (API).”

Each Configurable Logic Block (CLB) groups several logic elements. It contains two logic slices.

In the case of this project, every slice is composed of 4 lookup tables, 8 Flip-Flops, and DSP.

- Lookup Tables (LUT) are conventionally used to implement arithmetic operators of a short word-length. They can be used and combined to implement several lengths of
 - o Read Only Memories (ROMs)
 - o Random Access Memories (RAMs)
 - o Shift registers
- Input / Output Blocks (IOBs) handle a 1-bit input or output signal to interface between logic resource and the pads connected to the external circuit
- Block RAM have a storage size of 36Kb, but it can be divided into smaller blocks or combined to create bigger ones.
- DSPs are also used for high speed arithmetic.




Figure 10 - Composition of a Configurable Logic Block (CLB)

To sum up, the process from a high-level language to a bitstream that can be sent to the PL, using the provided tools of vivado hls and vivado is the following:




Diagram 13 - How to : high Level Synthesis



III. RESULTS AND DISCUSSION

The first High Level Synthesis was tested between for an output picture of resolution 1080p, with resolution 1920x1080 - Full HD. The idea behind this choice is to output a high-level picture on the screen.




Figure 11 – HLS Optimisation timeframe

1. HLS SYNTHESIS - OPTIMISING THE 1080 P LOOP WITH NO IMAGE INPUT

In this project, optimisation will focus on decreasing latency¹² and throughput with little focus about the amount of hardware used. The following tables compare the results after C-Simulation for several optimisation techniques on the main “for loop”: pipelining with a factor 2, unrolling, flattening and merging.

¹² Latency is the time interval between initiating a process and receiving the result – time for the function to operate in clock cycle.

COMPARATIVE TABLES AFTER HIGH LEVEL SYNTHESIS - GREEN
DETECTION 1080P (NO INPUT IMAGE)

1. Timing (ns)

Table 9 - Comparative timings after high level synthesis - Green detection 1080p

Clock		nonOpt	pipeline	unroll	flatten	merge
ap_clk	Target	10.00	10.00	10.00	10.00	10.00
	Estimated	8.750	8.750	8.750	8.750	8.750

2. Latency (clock cycles)

Table 10 - Comparative latency after high level synthesis - Green detection 1080p

		nonOpt	pipeline	unroll	flatten	merge
Latency	min	11404838	1036853	23068838	11404838	11404838
	max	11404838	1036853	23068838	11404838	11404838

3. Utilisation estimates

Table 11 - Comparative utilisation estimates after high level synthesis - Green detection 1080p

	nonOpt	pipeline	unroll	flatten	merge
BRAM_18K	2	2	2	2	2
DSP48E	0	0	2	0	0
FF	1723	2002	2521	1723	1723
LUT	2199	2294	3209	2199	2199

The main optimisations affect the ‘for loop’.

1. The results above suggest that flattening or merging the single for loop has no added value since the latency and estimated use of hardware are not affected.
2. In addition, unrolling the loop, surprisingly, makes the design run slower. This might be due to the unroll factor. If the unroll factor is superior to the minimum number of iterations of loops, the design will slow down.
3. Finally, pipelining the operations, improves the latency of the design as expected. The latency decreases from 11404838 without optimisation to 1036853. This first optimisation factor is therefore of

$$11404838 / 1036853 \cong 11$$

From these results, it is possible to conclude that the best optimisation is **PIPELINING**. The figures below shows that pipelining does not affect clock cycle behaviour before clock cycle 10. While the unoptimized version performs 6 operations, the pipelined performs 14 operations in only one clock cycle. Similarly, the non-

optimised version performs only one operation during clock cycle 16 and 17. These operations are combined in the 11th clock cycle when using pipelining.




Figure 12 - Operations per cycles (Not optimised loop)




Figure 13 - Operations per Cycles (Pipelined loop, iteration interval = 2)

The next step is to optimise the pipelining parameters: flushing, initiation interval, and loop rewinding.

Table 12 - Comparative table of different initialisation intervals for optimisation

Initiation Interval (Target)	Achieved	Latency
1	2	1 036 853
2	2	1 036 853
4	4	2 073 651
10	10	5 184 006

It seems that using loop rewinding, increasing the initiation interval will slow down the design – increase latency. On the other hand, flushing does affect latency.

From part II, 2, A, other optimisations can be deduced.

1. For example, the default use of this loop was 32 bits variables. By changing the custom variable precision to unsigned 8 bits integers, the throughput has been improved.
2. Similarly, memory access is costly in terms of number of cycles. Using arrays where possible can be an optimisation to keep in mind when writing an optimised version of this function.
3. The output of this function is a HD picture with resolution 1920x1080 frame. By reducing the resolution to 1280x720 (720p), it may be possible to improve the function even further.

2. HLS SYNTHESIS - OPTIMISING THE OUTPUT 720P WITH IMAGE INPUT

Since the output of this function is a picture with a defined frame, changing the output resolution will optimise the throughput. It has been decided that a HD output (720p) could be sufficient. Less pixels will have to be outputted, reducing the amount of cycles needed for the function to perform the scan of the input picture. In order to get an idea of what the output would like, it was decided to change the initial code and add an input image

The input is on the quarter side, output recognition on lower left quarter. The game can be played on the full right-hand side. There is therefore no need for a full HD output.




Figure 14 - Output screen for 720p resolution

Running the high-level synthesis gives an estimation of hardware components usage and number of cycles needed.

- A function with pipelining offers a more stable solution than a non-optimised loop in terms of latency and resources.
- It is expected to get a lower latency of the 720p synthesis in comparison to the 1080p resolution synthesis.

The goal of this synthesis is to reduce the latency. The output video will be smoother and the game more reactive to the user's inputs movements.

HIGH LEVEL SYNTHESIS - GREEN DETECTION 720P

1. Timing (ns)

Table 13 - Comparative timings after high level synthesis - Green detection 720p

		No input image			With a I/O image		
Clock		nonOpt	pipelined	unroll	nonOpt	pipelined	unroll
ap_clk	Target	10.00	10.00	10.00	10.00	10.00	10.00
	Estimated	8.750	8.750	8.750	8.750	8.750	8.750

2. Latency (clock cycles)

Table 14 - Comparative latency after high level synthesis - Green detection 720p

		No input image			With a I/O image		
		nonOpt	pipelined	unroll	nonOpt	pipelined	unroll
Latency	min	921636	921651	16635422	1843238	1843253	1843238
	max	10137616	921651	25851422	20275238	1843253	20275238

3. Utilisation estimates

Table 15 - Comparative utilisation estimates after high level synthesis - Green detection 720p

		No input image			With a I/O image		
		nonOpt	pipelined	unroll	nonOpt	pipelined	unroll
BRAM_18K		2	2	2	2	2	2
DSP48E		0	0	10	1	1	1
FF		1709	2052	9155	2046	2387	2046
LUT		2162	2299	10943	2762	2859	2762

OPTIMISATION 1: 1280X720 / 1920X1080

A first comparison of performance estimates between the two resolutions confirms the expected results.

- Just like when optimising the 1080p code, the timing does not change when the resolution is changed.
- Both non-optimised and pipelined latency decrease by almost 10 when changing the resolution.
 - The minimum non-optimised latency decreases from **11 404 838** clock cycles to **921 636 - 10 137 616** clock cycles.
 - The minimum pipelined latency changes from **1 036 853** to **921 651** clock cycles.
- The utilisation estimates numbers can seem surprising since the amount of BRAMs, Flip Flops and Lookup Tables is more important for a lower resolution with image input than a high one with no image input. These results can be explained by the function loop, which takes an input image for a low resolution. The full HD code did not take an input image, which is why there is no need to store in memory. Using more memory to store the image input and output will increase the use of hardware.

Overall, decreasing the resolution from full HD (1080p) to HD (720p) increases the latency – which is the main goal of the design optimisation. The result will be a smoother game and smoother video output.

Since the purpose of optimisation is to find the balance between a short latency and a reasonable utilisation estimates, the results given by the 720p High-Level synthesis seem satisfying.

OPTIMISATION 2: NON-OPTIMISED / PIPELINED

Table 16 - Comparative latency table for 720 pixels

	No input image			With a I/O image			Optimised code
	nonOpt	pipeline	unroll	nonOpt	pipelined	unroll	
Latency min	921 636	921 651	16 422 635	1 843 238	1 843 253 843	1 843 238	1 617 215
max	10 137 616	921 651	25 422 851	20 238	275 1 253 843	20 275 238	1 617 215

The latency given after high level synthesis is **1 617 215**, which is about 200 000 clock cycles less than a pipelined loop with input image.

By reducing the number of variables input to

1. In_data
2. Height
3. Color_threshold

The outputted black and white video will have a higher rate of frames per seconds (FPS). The reason behind this is that there will be less addresses calls.

By comparing the results for the 720p with image input code, it is possible to conclude that pipelining gives optimal results. Several trials led to conclude that the best initialisation interval is 2. The results above (table 16) compare a non-optimised and pipelined loop:

1. The maximum latency is 200 000 clock cycles less for the pipelined version. Pipelining fixes the latency to a single amount of clock cycle. Because the minimum case is only one special image, the average latency will be lower for a pipelined version.
2. On the other hand, the minimum latency is higher for a non-optimised solution compared to a pipelined one, **1 843 238 > 1 843 253**. If the data goes through the if loop, it will take longer than the else (only one condition). For a full black picture, the entire data will pass through the else loop, leading to an “optimised” latency.

```
for(int i = 0; i < 460800; i++){
    #pragma HLS PIPELINE II=2
    if(i%1280 < 640){

        unsigned int current = in_hand[i];
        unsigned char in_r = current & 0xFF;
        unsigned char in_g = (current >> 8) & 0xFF;
        unsigned char in_b = (current >> 16) & 0xFF;

        if((in_g > (in_r + colour_threshold)) & (in_g > (in_b + colour_threshold))){
            total_height += i/1280;
            pixel_number++;
            in_hand[i+460800] = 0xFFFFFFF;
        }
        else{
            in_hand[i+460800] = 0;
        }
    }
}
```

Figure 15 - Screenshot of the colour detection loop

Comparing the operations per clock cycle for this optimised loop provides results in correlation with the explanations from above. This cannot be compared to the previous figure since the function shown is only determined for the pipelined loop.




Figure 16 - Operation per clock cycle 720p 'for' loop (non-optimised)




Figure 17 - Operation per cycles 720p 'for' loop (pipeline)

OPTIMISATION 3: SETTING PRECISION OF VARIABLES

Each variable precision depends on the values it can take.

1. Color_threshold is in the interval [0;127], since $127 < 2^7$, only 8 bits are required (as the we index from $2^0 = 1$)
2. Height_threshold represents the minimum height difference to detect a flap. Since this value is particularly small, the amount of pixel will also be less than 2^8 .

By reducing the precision of each variable, the overall latency is improved because less bits will have to go through the loops.

3. CREATING THE BLOCKS

Once the high-level synthesis is done, it is possible to create blocks. After the first synthesis, there were several errors to fix.

1920X1080 PIXELS

This first synthesis, for gives the following hardware utilisation.

Table 17 - 1080p logical synthesis: use of hardware

Total Power	Failed Routes	LUT	FF	BRAMs	URAM	DSP
		0	0	0.00	0	0
2.339	0	35266	51136	64.00	0	18

There might seem to be an important amount of LUTs and FF used to perform this single function. When compared to the utilisation estimates from the high-level synthesis, the amount of LUT and FF increase by 10. Whilst the utilisation estimates the amount of hardware for only the flap detector block, the synthesis generates the amount of LUT, FF, BRAMs and DSP for the whole design.

Cell	Slave Interface	Base Name	Offset Address	Range	High Address
flap_detector_0	s_axi_AXILiteS	Reg	0x83C2_0000	64K	0x83C2_FFFF

Table 18 - 1080p logical synthesis : offset address

Overall, this first synthesis is satisfying since the amount of hardware used respect the PL layout – it does not require more hardware than available – and the total power of 2.339 **W** can be handled by the board.

1290X720 PIXELS

For a lower resolution, it is expected that less hardware will be used. When running the synthesis, the following table displays the use of hardware.

Table 19 - 720p logical synthesis : use of hardware

Total Power	Failed Routes	LUT	FF	BRAMs	URAM	DSP
		0	0	0.00	0	0
2.339	0	35054	50883	64.00	0	18

When comparing to the previous resolution, the following conclusions can be drawn:

1. The amount of LUT and FF decrease proportionally to the resolution. Using a 720pixels resolution saves 211 Lookup Tables and 253 Flip Flops. This is due to the fact less pixels are stored; the array of pixel is smaller.
2. Both programs use as many Read Only Memories (BRAMS) à and DSPs. Since it has to perform the same operations, the number of DSP will not change. Furthermore, the size of a BRAM is big enough so that a change from full HD to HD for such a small input video will only impact the internal use of the BRAM.
3. The total power is the same




Diagram 14 - 720p logical synthesis: blocks connection

The specific addresses for each variable can be found in the appendix.

IV. DISPLAYING THE OUTPUT



1. FLAPPY BIRD IN PYTHON – USING OPENCV2




Diagram 15 - Python game code

In order to mimic the pipes ‘moving’, each clock cycle updates the position of the pipe. A third “virtual” pipe with a negative position appears to the right-hand side of the screen when one of the pipes reaches the screen left side.

Some parameters are set so they can change the game level. A narrow space between the pipes or a higher speed will make the game more difficult.




Figure 18 - Flappy Bird game output

To sum up, this code has the following specificities:

- Set parameters for display, which are taken randomly to generate different displays.
- Variable parameters that can be changed to level up the game,
- 1 “virtual” pipe that has a negative position, from which the modulo is taken in order to give randomise pipe appearing heights
- A main function to detect the game over.

The display part of the game could be done either on the FPGA or the CPU. In each case, each pipe has to be drawn pixel by pixel, as well as the shadows, colour changes and the bird. The main goal here is for the game to react in ‘real time’ with the user’s inputs moves.

Either:

1. The game will be outputted from the FPGA, but the CPU controls the different game positions. Since the FPGA already calculates the flap, the code will have to be re-written to avoid delay. The “flap” value will still be computed first but the game variables such as bird height, pipe horizontal position or game over, will also have to be updated at the same time.

Table 20 - Operations per frame for flappy bird game running on the FPGA

Operation	Frame n°1	Frame n°2	Frame n°2
User	Flaps hands	Waits	Flaps hands
FPGA	Default game values Flap = true	Update game values Flap = False	Default game values Flap = true
Game outputting	Bird falling	Bird flaps	Bird falling

2. The game can be run on the CPU, using OpenCV to draw the output. Since this will create 2 different functions, there will not be any delay. The only issue raised by this technique is the possible latency due to the use of software to display instead of the field programmable array, which is supposed to be faster.

Table 21 - Operations per frame for flappy bird game running on the CPU

Operation	Frame n°1	Frame n°2	Frame n°2
User	Flaps hands	Waits	Flaps hands
FPGA	Flap = true	Flap = False	Flap = true
CPU	Runs game Jump update for variables	Runs game Default update for variables	Runs game Jump update for variables
Game outputting	Bird flaps	Bird falling	Bird flaps

After several tests, the following comparison led to the second choice:

- Drawing 2 rectangles using OpenCV reduced the frame rate by 1.1fps¹³ in comparison to using the FPGA.
- Calling 10 extra parameters with OpenCV reduced the frame rate by 0.11 fps.

It therefore seems that running the game on the CPU is fast enough to make the output seem like real time.

¹³ FPS : Frame per second, // find proper definition

Because of the efficiency and simplicity of using OpenCV, the game will run on the CPU. Furthermore, this will avoid a delay in the game between the user “flapping” their hand and the bird’s flap.

In order to make the game intuitive, it will be possible to delay the output flap so the bird’s flap and the user lowering their hand are synchronised.

VISUAL COMPARISONS OF THE OPERATIONS PER FRAME EVOLUTION




Diagram 16 - Operations per frame for flappy bird game running on the FPGA




Diagram 17 - Operations per frame for flappy bird game running on the CPU

As the diagram above depicts, there might be a delay due to the use of the CPU to run the game, which might lead to a minimised delay between the user flap and the game flap.

2. DISPLAYING ON SCREEN

The main goal when displaying the output is to make it as user friendly as possible. In order to achieve this constraint, the screen design was studied using skills from User-Centred Information System courses¹⁴. Showing the camera input as well as the detection output allows the users to familiarise with the environment and understand for themselves the feedback of their different movements on the detection. By not including the camera results, the following ambiguities could have been happened:

- The user has no tool to make sure if they are inside the input video frame
- The user cannot directly link the black and white output from the detection image with their movements.

Furthermore, several input video games such as Just Dance¹⁵ give on the top left corner the output of the detected body.




Figure 19 - Displaying the output on screen

In order to ease the process of displaying the output, it was chosen to scan the input video from on the left corner.

- This technique avoids having to scan the whole array from the input HDMI.
- Since the output black and white with the detected colour will have the same size as the input with colours, there is no need to resize the array of pixels, which saves time and improves latency.
- This leaves the right-hand half for the game display. The game has constant parameters, it is therefore easier to resize it from a mobile phone size (1024x728) to half of a computer screen.

The diagram above sums up the process for the display of the output game. By using the same detection process, it was also possible to start a multiplayer version.

¹⁴ Source: Spence R, 2006, Information visualization: design for interaction, ISBN: 9780132065504

¹⁵ Game for Xbox 360, by Microsoft

V. SEPARATING PLAYERS



The current algorithm uses two detection stages as in a simple network in order to distinguish the two bracelets of same color. The following diagram depicts the evolution of the program for it in order to be synthesized into blocks of hardware.




Diagram 18 - Multiplayer flappy bird stages of recognition

The first stage is the same green bracelet detection as before. The second stage identifies independent groups of pixels in the Boolean map. Scan the map, and if a pixel is found to be 1, assign a color, mark as zero, and search all neighbor pixels using the same color until none are found. Carry on in the map until reaching the end of it. Three versions of this stage were needed before it was possible to create a synthesis because of the issues raised above, in red. The code for each version (1, 2, 3) can be found in the appendix and fully on Github.

The following table is an illustration on a queue, with an array of size 5.

Green: reader index (queue head), Red: write index (queue tail), Yellow: reader and writer index

Queue Actions	Index 0	Index 1	Index 2	Index 3	Index 4	Queue head	Queue tail	Output
START	?	?	?	?	?	0	0	NA
Push(3)	3	?	?	?	?	0	1	NA
Push(4)	3	4	?	?	?	0	2	NA
Push(2)	3	4	2	?	?	0	3	NA
Push(6)	3	4	2	6	?	0	4	NA
Read()	3	4	2	6	?	1	4	3
Read()	3	4	2	6	?	2	4	4
Push(1)	3	4	2	6	1	2	0	NA
Read()	3	4	2	6	1	3	0	2
Push(9)	9	4	2	6	1	3	1	NA
Read()	9	4	2	6	1	4	1	6
Read()	9	4	2	6	1	0	1	1
Read()	9	4	2	6	1	1	1	9

The two indexes meet when the queue is empty. It therefore has to be big enough to avoid overlaying the indexes during the process.

The size of the array is chosen by estimating the size of the detected objects and therefore the maximum number of pixels that will be held in the queue awaiting check. A quick mathematical demonstration shows that for an A (blue) by B (green) canvas to be scanned:

Let $N = \frac{A+B}{2}$, and suppose the non-valid neighbors are not added for checking.

The number of maximum elements in the queue is:

$$S_{odd} = 1 + 3 + 5 + 7 + \dots + (2N - 1).$$

$$\text{Let } S_{2N} = 1 + 2 + 3 + \dots + 2N = (2 + 4 + \dots + 2N) + (1 + 3 + \dots + (2N - 1)) \\ S_{2N} = 2(1 + 2 + 3 + \dots + N) + S_{odd}$$

$$\Rightarrow S_{2N} = 2S_N + S_{odd} \Rightarrow S_{odd} = S_{2N} - 2S_N = \frac{2N(2N + 1)}{2} - 2\frac{N(N + 1)}{2} = N^2$$

An object can cover up to $\frac{1}{16}$ of the canvas of 360x640 pixel, which is **14 400 pixels**. This would give an array size of **207,360,000**.

The size of the array can still be reduced since overwritten pixels will be revisited through other neighbors. After trial and error, the size of the array could be reduced down **to 115,200** and still offer great results of detection.

FUTURE WORK



For further work, several ideas could not be implemented in the time span of the project. These features, once added, will lead to a user friendly and smoother game.

SOUND EFFECTS



Since the goal of this project is to create a video input flappy bird, one way to make the game more similar to the commercial one would be to add sound effects.

This can be done by adding an Arduino sound output connected with the CPU. The python game code could therefore control sound effect at the same time as the game is outputted on the screen.

CHANGING THE THEME TO LONDNON



One of the ideas was to change the pipes from the game to pictures of big ben or of subway and create a London Background in order to make this game unique. Since the display relies on a library of pictures, the possibilities are infinite. It was also discussed to do a “Imperial College” display with a Bird jumping over queen towers with a Background of Sherfield Building with a score count next to the Imperial blazon.

CONCLUSION



To conclude, this project has led to conclude that a movement recognition using a FPGA with an input video from a HDMI stream can be optimised by using colour recognition.

After several trials and tests, it has been proved that the green colour is one of the optimal in comparison to different shades of skin colour. Furthermore, for the colour recognition, using RGB detection is easier, less costly in operations and more effective than other, more recent pixel combinations such as HLV.

The purpose of this project was to implement a real time flappy bird game with user interaction. It was met by several optimisations, such as the decision to lower the resolution of the output screen or scanning the input video without resizing its black and white scanned input.

Another goal of this project was to make it understandable by the user. The specific layout of the output with the video outputting the colour recognition allows them to get an insight of how their movements are detected as well as getting an insight of how the game works.

The entire detection and flap Boolean variable output run on the FPGA, which allows the black and white video output to have 22 Frames per seconds.

APPENDIX



1. LINK TO GITHUB (WITH ALL THE CODES AND RESULTS)
https://github.com/JaafarRammal/FPGA_Year1_Project.git

2. FIGURES

Figure 1 - Screenshot of the game Flappy Bird by Dong Nguyen.....	2
Figure 2 - Man "Flapping" his arms	3
Figure 3 - Expected Screen Output.....	7
Figure 4 - Results of RGB Hand Recognition	15
Figure 5 – Results of RGB Green recognition using Python.....	16
Figure 6 - Input image for skin detection using Vivado HLS.....	20
Figure 7 - Output image for skin detection using Vivado HLS	20
Figure 8 - Picture of the PYNQ board.....	23
Figure 9 - Programmable Logic (PL) board structure.....	24
Figure 10 - Composition of a Configurable Logic Blocks (CLB)	25
Figure 11 - Pipelining 4 functions: example	26
Figure 12 - Operations per cycles (Not optimised loop)	28
Figure 13 - Operations per Cycles (Pipelined loop, initialisation interval = 2).....	28
Figure 14 - Output screen for 720p resolution.....	30
Figure 15 - Screenshot of the colour detection loop	33
Figure 16 - Operation per clock cycle 720p ‘for’ loop (non-optimised).....	34
Figure 17 - Operation per cycles 720p ‘for’ loop (pipeline)	34
Figure 18 - Flappy Bird game output	38
Figure 19 - Displaying the output on screen	41
Diagram 1 - Flappy Bird Information Flow	3
Diagram 2 - Flap Your Hands Information Flow	4
Diagram 3 - Past Logical Diagram of the project	10
Diagram 4 - Current Logical Diagram for the project.....	11
Diagram 5 - Past Information flow between FPGA and CPU	12
Diagram 6 - Current Information flow between FPGA and CPU.....	12
Diagram 7 - Colour recognition code summary	14
Diagram 8 - Variable Dependence in "flap" function.....	17
Diagram 9 - Language levels and types of synthesis	21
Diagram 10 - Language Levels and tools to translate one from another	22
Diagram 11 - Vivado HLS structure.....	23
Diagram 12 - How to : high Level Synthesis	25
Diagram 13 - 720p logical synthesis : blocks connection	36
Diagram 14 - Python game code	37

Diagram 15 - Operations per frame for flappy bird game running on the FPGA	40
Diagram 16 - Operations per frame for flappy bird game running on the CPU.....	40
Table 1 - Monthly allocation of work.....	5
Table 2 - Update GANTT Chart	6
Table 3 - Constraints for the project.....	8
Table 4 - Comparison of results and expectations for hand recognition.....	15
Table 5 - Comparison of results with expectation for green recognition	16
Table 6 - 'Flap' functions inputs and outputs.....	17
Table 7 - Logic Table for "rise" and "flap" boolean outputs	18
Table 8 - Input/Output comparison for C code Green recognition	18
Table 9 - Comparative timings after high level synthesis - Green detection 1080p.....	27
Table 10 - Comparative latency after high level synthesis - Green detection 1080p	27
Table 11 - Comparative utilisation estimates after high level synthesis - Green detection 1080p	27
Table 12 - Comparative table of different initialisation intervals for optimisation	29
Table 13 - Comparative timings after high level synthesis - Green detection 720p.....	31
Table 14 - Comparative latency after high level synthesis - Green detection 720p	31
Table 15 - Comparative utilisation estimates after high level synthesis - Green detection 720p.....	31
Table 16 - Comparative latency table for 720 pixels.....	32
Table 17 - 1080p logical synthesis : use of hardware.....	35
Table 18 - 1080p logical synthesis : offset address.....	35
Table 19 - 720p logical synthesis : use of hardware.....	36
Table 20 - Operations per frame for flappy bird game running on the FPGA.....	39
Table 21 - Operations per frame for flappy bird game running on the CPU	39

1. REFERENCES

- (1) Xilinx, Vivado Design Suite Tutorial , *High-Level Synthesis UG871*, v2018.2, June 6, 2018
- (2) Xilinx, Pynq Productivity for Zynq (Documentation), Release 2.2, Sep 19, 2018
- (3) Allen B. Downey, Think Python: How to Think Like a Computer Scientist, 2nd edition, 2015
- (4) Peter Prinz, Ulla Kirch-Prinz, C Pocket Reference: C Syntax and Fundamentals, 2002
- (5) <https://www.bbc.co.uk/news/technology-26114364>
- (6) <https://opencv.org/about/>
- (7) https://www.xilinx.com/support/documentation/user_guides/ug479_7Series_DSP48E1.pdf
- (8) <https://www.xilinx.com/products/silicon-devices/fpga.html>
- (9) <http://www.pynq.io>
- (10) <https://www.techopedia.com/definition/476/chroma-key>
- (11) <https://www.lifewire.com/>

3. DEFINITIONS

FPGA

A field-programmable gate array (FPGA) is an integrated circuit that can be programmed in the field after manufacture. FPGAs are similar in principle to, but have vastly wider potential application than, programmable read-only memory chips.

Open cv

OpenCV (Open Source Computer Vision Library) is an open source computer vision and machine learning software library. OpenCV was built to provide a common infrastructure for computer vision applications and to accelerate the use of machine perception in the commercial products. Being a BSD-licensed product, OpenCV makes it easy for businesses to utilize and modify the code.

The library has more than 2500 optimized algorithms, which includes a comprehensive set of both classic and state-of-the-art computer vision and machine learning algorithms. These algorithms can be used to detect and recognize faces, identify objects, classify human actions in videos, track camera movements, track moving objects, extract 3D models of objects, produce 3D point clouds from stereo cameras, stitch images together to produce a high resolution image of an entire scene, find similar images from an image database, remove red eyes from images taken using flash, follow eye movements, recognize scenery and establish markers to overlay it with augmented reality, etc. OpenCV has more than 47 thousand people of user community and estimated number of downloads exceeding 18 million. The library is used extensively in companies, research groups and by governmental bodies.

PYNQ board

PYNQ is an open-source project from Xilinx that makes it easy to design embedded systems with Zynq Systems on Chips (SoCs). Using the Python language and libraries, designers can exploit the benefits of programmable logic and microprocessors in Zynq to build more capable and exciting embedded systems.

RTL (register transfer language)

In digital circuit design, register transfer level (RTL) is a design abstraction which models a synchronous digital circuit in terms of the flow of digital signals (data) between hardware registers, and the logical operations performed on those signals.

Register-transfer-level abstraction is used in hardware description languages (HDLs) like Verilog and VHDL and to create high-level representations of a circuit, from which lower-level representations and ultimately actual wiring can be derived. Design at the RTL level is typical practice in modern digital design.

Latency

The time interval between initiating a query, transmission, or process, and receiving or detecting the results, often given as an average value over a large number of events.

Fps

Frames per second (FPS) is a unit that measures display device performance. It consists of the number of complete scans of the display screen that occur each second. This is the number of times the image on the screen is refreshed each second, or the rate at which an imaging device produces unique sequential images called frames.

4. SOME ANNOTATED CODES (FOR FURTHER UNDERSTANDING)

PYTHON DRAFT CODE FOR SKIN COLOR DETECTION

The initialization code:

```
#####
#####
def get_means(img, x, y, h, w):

acc_r = 0
acc_g = 0
acc_b = 0
min_r = 255
max_r = 0
min_g = 255
max_g = 0
min_b = 255
max_b = 0
for i in range(h):
    for j in range(w):
        r = img[y+i, x+j][0]
        g = img[y+i, x+j][1]
        b = img[y+i, x+j][2]
        acc_r = acc_r + r
        acc_b = acc_b + b
        acc_g = acc_g + g
        if r>max_r:
            max_r = r
        if r<min_r:
            min_r = r
        if g>max_g:
            max_g = g
        if g<min_g:
            min_g = g
        if b>max_b:
            max_b = b
        if b<min_b:
            min_b = b
    c = (h*w)
    acc_r = acc_r / c
    acc_g = acc_g / c
    acc_b = acc_b / c
```

```
return acc_b, acc_g, acc_r, max_b-min_b,
max_g-min_g, max_r-min_r
#####
#####
```

In the code, H and W are the frame size. X and Y are the initialization box boundaries

The detection code:

```
#####
#####
def transfrom_image(img, height, width,
thresholds):

counter = 0
mean_height = 0
output = img.copy()
for row in range(height):
    for col in range(width):
        acc_b, acc_g, acc_r, t_b, t_g, t_r = thresholds
        r, g, b = img[col, row]
        if abs(r-int(acc_r)) > t_r/6 or abs(g-int(acc_g)) > t_g/6 or abs(b-int(acc_b)) > t_b/6:
            #if 100*g<r*60 or 100*g>r*90 or 100*b<r*50 or 100*b>r*90:
            output[col, row] = 0,0,0
        else:
            output[col, row] = 255,255,255
        mean_height = mean_height + row
    counter = counter + 1
    mean_height = mean_height / max(counter,1)
return output, mean_height
#####
#####
```

RECURSIVE MULTIPLAYER (VERSION 1)

```

void mark_pixel(int x, int y, int color, bool (&detection)[360][640], volatile
uint32_t* &in_hand) {
    if (x < 0 || x == 640) return;
    if (y < 0 || y == 360) return;
    if (!detection[y][x]) return;

    // mark the current pixel
    detection[y][x] = 0;
    in_hand[y*1280+x+460800] = color;

    // recursively mark the neighbors
    mark_pixel(x+1, y, color, detection, in_hand);
    mark_pixel(x, y+1, color, detection, in_hand);
    mark_pixel(x-1, y, color, detection, in_hand);
    mark_pixel(x, y-1, color, detection, in_hand);

}
//Short and efficient code but impossible to synthesise in hardware because
the memory cannot store using recursion

```

WHILE LOOP MULTIPLAYER USING QUEUE (VERSION 2)

```

for (uint16_t i = 0; i < 360; ++i){
    for (uint16_t j = 0; j < 640; ++j){
        if (detection[i][j]){
            std::queue<uint16_t> queue;
            queue.push(j);
            queue.push(i);
            color:while (!queue.empty()){

                // get current pixel
                uint16_t x = queue.front();
                queue.pop();
                uint16_t y = queue.front();
                queue.pop();
                // validate or skip
                if(detection[y][x] && x>0 && x!=640 && y>0 && y!=360) {
                    in_hand[y*1280+x+460800] = colors[color_i];
                    detection[y][x] = 0;
                    queue.push(x+1);
                    queue.push(y);
                    queue.push(x);
                    queue.push(y+1);
                    queue.push(x-1);
                    queue.push(y);
                    queue.push(x);
                    queue.push(y-1);
                }
            }
            color_i = color_i+1;
            color_i = color_i%7;
        }
    }
}
// efficient but the queue does not work for synthesis

```

MULTIPLAYER USING A STATIC ARRAY (VERSION 3)

```

for (uint16_t i = 0; i < 360; ++i){
    for (uint16_t j = 0; j < 640; ++j) {
        if (detection[i][j]){
            int queue_tail = 0;
            int queue_head = 0;
            queue_arr[queue_tail ++%115200] = j;
            queue_arr[queue_tail ++%115200] = i;
            while (queue_head!= queue_tail){
                // get current pixel
                uint16_t x = queue_arr[queue_head ++%115200];
                uint16_t y = queue_arr[queue_head ++%115200];
                // validate or skip
                if(detection[y][x] && x>0 && x!=640 && y>0 && y!=360) {
                    in_hand[y*1280+x+460800] = colors[color_i];
                    detection[y][x] = 0;
                    queue_arr[queue_tail ++%115200] = x+1;
                    queue_arr[queue_tail ++%115200] = y;

                    queue_arr[queue_tail ++%115200] = x;
                    queue_arr[queue_tail ++%115200] = y+1;

                    queue_arr[queue_tail ++%115200] = x-1;
                    queue_arr[queue_tail ++%115200] = y;

                    queue_arr[queue_tail ++%115200] = x;
                    queue_arr[queue_tail++%115200] = y-1;
                }
                color_i = color_i+1;
                color_i = color_i%7;
            }
        }
    }
}

```

5. ADDRESSES FROM LOGICAL SYNTHESIS

1080p

```

-----Address Info-----
// 0x00 : Control signals
//   bit 0 - ap_start (Read/Write/COH)
//   bit 1 - ap_done (Read/COR)
//   bit 2 - ap_idle (Read)
//   bit 3 - ap_ready (Read)
//   bit 7 - auto_restart (Read/Write)
//   others - reserved
// 0x04 : Global Interrupt Enable Register
//   bit 0 - Global Interrupt Enable (Read/Write)
//   others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
//   bit 0 - Channel 0 (ap_done)
//   bit 1 - Channel 1 (ap_ready)
//   others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
//   bit 0 - Channel 0 (ap_done)
//   bit 1 - Channel 1 (ap_ready)
//   others - reserved
// 0x10 : Data signal of in_data
//   bit 31~0 - in_data[31:0] (Read/Write)
// 0x14 : reserved
// 0x18 : Data signal of out_data
//   bit 31~0 - out_data[31:0] (Read/Write)
// 0x1c : reserved
// 0x20 : Data signal of w
//   bit 31~0 - w[31:0] (Read/Write)
// 0x24 : reserved
// 0x28 : Data signal of h
//   bit 31~0 - h[31:0] (Read/Write)
// 0x2c : reserved
// 0x30 : Data signal of mean_height_i
//   bit 31~0 - mean_height_i[31:0] (Read/Write)
// 0x34 : reserved
// 0x38 : Data signal of mean_height_o
//   bit 31~0 - mean_height_o[31:0] (Read)
// 0x3c : Control signal of mean_height_o
//   bit 0 - mean_height_o_ap_vld (Read/COR)
//   others - reserved
// 0x40 : Data signal of flap
//   bit 0 - flap[0] (Read)
//   others - reserved
// 0x44 : Control signal of flap
//   bit 0 - flap_ap_vld (Read/COR)
//   others - reserved
// 0x48 : Data signal of rise_i
//   bit 0 - rise_i[0] (Read/Write)
//   others - reserved
// 0x4c : reserved
// 0x50 : Data signal of rise_o
//   bit 0 - rise_o[0] (Read)
//   others - reserved
// 0x54 : Control signal of rise_o
//   bit 0 - rise_o_ap_vld (Read/COR)
//   others - reserved
// 0x58 : Data signal of colour_threshold
//   bit 31~0 - colour_threshold[31:0] (Read/Write)
// 0x5c : reserved
// 0x60 : Data signal of height_threshold
//   bit 31~0 - height_threshold[31:0] (Read/Write)
// 0x64 : reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

```

720p

```

-----Address Info-----
// 0x00 : Control signals
//     bit 0 - ap_start (Read/Write/COH)
//     bit 1 - ap_done (Read/COR)
//     bit 2 - ap_idle (Read)
//     bit 3 - ap_ready (Read)
//     bit 7 - auto_restart (Read/Write)
//     others - reserved
// 0x04 : Global Interrupt Enable Register
//     bit 0 - Global Interrupt Enable (Read/Write)
//     others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
//     bit 0 - Channel 0 (ap_done)
//     bit 1 - Channel 1 (ap_ready)
//     others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
//     bit 0 - Channel 0 (ap_done)
//     bit 1 - Channel 1 (ap_ready)
//     others - reserved
// 0x10 : Data signal of in_hand
//     bit 31~0 - in_hand[31:0] (Read/Write)
// 0x14 : reserved
// 0x18 : Data signal of out_data
//     bit 31~0 - out_data[31:0] (Read/Write)
// 0x1c : reserved
// 0x20 : Data signal of mean_height_i
//     bit 15~0 - mean_height_i[15:0] (Read/Write)
//     others - reserved
// 0x24 : reserved
// 0x28 : Data signal of mean_height_o
//     bit 15~0 - mean_height_o[15:0] (Read)
//     others - reserved
// 0x2c : Control signal of mean_height_o
//     bit 0 - mean_height_o_ap_vld (Read/COR)
//     others - reserved
// 0x30 : Data signal of flap
//     bit 0 - flap[0] (Read)
//     others - reserved
// 0x34 : Control signal of flap
//     bit 0 - flap_ap_vld (Read/COR)
//     others - reserved
// 0x38 : Data signal of rise_i
//     bit 0 - rise_i[0] (Read/Write)
//     others - reserved
// 0x3c : reserved
// 0x40 : Data signal of rise_o
//     bit 0 - rise_o[0] (Read)
//     others - reserved
// 0x44 : Control signal of rise_o
//     bit 0 - rise_o_ap_vld (Read/COR)
//     others - reserved
// 0x48 : Data signal of colour_threshold
//     bit 7~0 - colour_threshold[7:0] (Read/Write)
//     others - reserved
// 0x4c : reserved
// 0x50 : Data signal of height_threshold
//     bit 7~0 - height_threshold[7:0] (Read/Write)
//     others - reserved
// 0x54 : reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

```

Multiplayer Detection Addresses

```

-----Address Info-----
// 0x00 : Control signals
//    bit 0 - ap_start (Read/Write/COH)
//    bit 1 - ap_done (Read/COR)
//    bit 2 - ap_idle (Read)
//    bit 3 - ap_ready (Read)
//    bit 7 - auto_restart (Read/Write)
//    others - reserved
// 0x04 : Global Interrupt Enable Register
//    bit 0 - Global Interrupt Enable (Read/Write)
//    others - reserved
// 0x08 : IP Interrupt Enable Register (Read/Write)
//    bit 0 - Channel 0 (ap_done)
//    bit 1 - Channel 1 (ap_ready)
//    others - reserved
// 0x0c : IP Interrupt Status Register (Read/TOW)
//    bit 0 - Channel 0 (ap_done)
//    bit 1 - Channel 1 (ap_ready)
//    others - reserved
// 0x10 : Data signal of in_hand
//    bit 31~0 - in_hand[31:0] (Read/Write)
// 0x14 : reserved
// 0x18 : Data signal of colour_threshold
//    bit 7~0 - colour_threshold[7:0] (Read/Write)
//    others - reserved
// 0x1c : reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

```