Total N	No. of Questions : 4]	SEAT No. :
PA-4	.980 [6008] ⊕232	[Total No. of Pages : 2
		(Ingom)
S.E. (Information Technology) (Insem)		
PROCESSOR ARCHITECTURE		
Time : 1	(2019 Pattern) (Semester - II)	
	ions to the candidates:	[Max. Marks: 30
1)	Answer Q1 or Q2, Q3 or Q4.	
2)	Neat diagrams must be drawn whenever necessary.	
3)	Figures to the right side indicate full marks.	0
4)	Assume suitable data if necessary.	.00.0
Q1) a)	Explain program memory organization of Pl suitable diagram.	©18 micro controller with [6]
b)	Draw and explain status register of PIC18 mi	crocontroller. [5]
c)	Explain watchdog timer used in PIC18 micro	ocontroller. [4]
	OR	
Q2) a)	With a neat diagram discuss in detail about micro controller.	the architecture of PIC18
b)	Write short note on Brownout Reset.	6. [5]
c)	Differentiate between RISC and CISC.	[4]
Q3) a)	Name the SFRs associated with each I/O por role of PORTx SFR?	t of PICISF. What is the [4]
b)	Calculate total delay generated by Timer O if	FFFI) H is loaded into it.
	Assume Crystal frequency =10 MHz	[4]

Explain working of PIC18F Timerl with the help of suitable diagram.[7]

OR

OR

P.T.O.

Find the value to be loaded in TRISD and TRISC resister for the (04) a) [4] following: RD0,RD1,RD2,RD3 as input port RC0,RC2,RC4,RC6,RC7 as output port RC1,RC3,RC5 as input port CON in details Explain in detail Prescaling and Postscaleing of PIC18 Timers. [4] Explain Timer O Control Register TOCON in detail [7] c) Still be to be to