

Lab 8: The Complete Processor

Activity #1 Define the Full Control Unit

State Flowchart

Below is a flowchart to illustrate the flow/process happening inside of the control unit. I have separated the concurrent signals and sequential signals in different boxes.




Table of States

State Name	State Code	Description/Action	Next State
Start	0	Immediately on RESET No action	PrepU
PrepU	1	Prepare for upper byte instruction fetch $MAR \leftarrow PC$	FetchU
FetchU	2	Fetch upper byte of instruction $IRU \leftarrow MDR, PC \leftarrow PC+1$	Prep(L U)
PrepL	3	Prepare for lower byte instruction fetch $MAR \leftarrow PC$	FetchL
FetchL	4	Fetch lower byte of instruction $IRL \leftarrow MDR, PC \leftarrow PC+1$	Execute
Execute	5	Determine OPCODE operation toggle control signal outputs	PrepU

Activity 2: Write VHDL and Simulate Processor in Full Operation

VHDL code

I reused the code from lab 7 and added some additional signals that will change and update the control unit outputs only when specified. I preset all the outputs per state and per opcode as it gets updated and it will only update when ctrl_sig_out is updated to the values of control_signal. These are 8 bit vectors where each bit represents a different output that are eventually stored into the outputs.


ctrl_sig_out[7..0]:=(skip_flg, fetch, LOAD_IRU, LOAD_IRL, INCR_PC, LOAD_PC, LOAD_AC, STORE_MEM)

Then from the lab 8 powerpoint I modeled this design by following the cases 1-5. Within each class is variables that may differ from one another so I created class variables that will update according to the OPCODE.

control_unit_tb.vhd

```
1  -- EE310 Control Unit
2  -- Created: May 8, 2018
3  -- Creator: Jessica Atkinson
4  -- 5-State Finite State Machine
5
6
7
8  library ieee;
9  use ieee.std_logic_1164.all;
10
11 entity control_unit is
12   port( NFLAG, ZFLAG, RESET, CLK : in std_logic;
13         OPCODE : in std_logic_vector(7 downto 0);
14         STATE : BUFFER std_logic_vector(2 downto 0);
15         LOAD_AC, LOAD_IRU, LOAD_IRL, LOAD_PC, INCR_PC, FETCH, STORE_MEM : out std_logic);
16 end control_unit;
17
18 architecture behavior of control_unit is
19   type state_type is (start, Prepu, Fetchu, Prepl, Fetchl, EXECUTE);
20   signal present_state, next_state, LAST_STATE : state_type;
21   signal AC_LOAD, MEM_STORE, skip_FLG, class1, class5 : std_logic;
22   signal control_signal, opcode_ctrl_sig, ctrl_sig_out : std_logic_vector(7 downto 0);
23
24 begin
25   --UPDATE CONTROL SIGNAL OUTPUTS
26   --(skip_flg, fetch, LOAD_IRU, LOAD_IRL, INCR_PC, LOAD_PC, LOAD_AC, STORE_MEM)
27   STORE_MEM <= ctrl_sig_out(0);
28   LOAD_AC <= ctrl_sig_out(1);
29   LOAD_PC <= ctrl_sig_out(2);
30   INCR_PC <= ctrl_sig_out(3);
31   LOAD_IRL <= ctrl_sig_out(4);
32   LOAD_IRU <= ctrl_sig_out(5);
33   FETCH <= ctrl_sig_out(6);
34   skip_FLG <= ctrl_sig_out(7);
35
36   --toggle 1/0 for class variable
37   class1 <= '1' when (opcode = x"04") else '0';
38   with opcode select
39     class5 <= '1' when x"10",
40               NFLAG when x"11",
41               NOT NFLAG when x"12",
42               ZFLAG when x"13",
43               NOT ZFLAG when x"14",
44               '0' when others;
45
46   with present_state select
47     control_signal <=
48       ('0','0','0','0','0','0','0','0') when start,
49       ('0','1','0','0','0','0','0','0') when Prepu,
50       ('0','0','1','0','1','0','0','0') when Fetchu,
51       ('0','1','0','0','0','0','0','0') when Prepl,
52       ('0','0','0','0','0','0','1','0') when Fetchl,
53       opcode_ctrl_sig when EXECUTE, --loads decoded opcode signals
54       unaffected when others;
55
56   with opcode select
57     opcode_ctrl_sig <=
58       ('1','0','0','0','0','0','0','0') when x"00" | x"04", --Class 1
59       ('0','0','0','0','0','0','0','0') when x"02" | x"06" | x"08" | x"0E" | x"0F", --Class 2
60       ('0','0','0','0','0','0','1','0') when x"01" | x"05" | x"07" | x"09" | x"0A" | x"0B" | x"0C" | x"0D", --Class 3
61       ('0','0','0','0','0','1','1') when x"03", --Class 4
62       ('0','0','0','0','0','0','0','1') when x"10", class5, class5, '0' when x"10" | x"11" | x"12" | x"13" | x"14", --Class 5
63       unaffected when others;
64
65   sync_proc:
66   process(CLK, RESET, control_signal)
67   begin
68     if RESET = '1' then
69       present_state <= start;
70       ctrl_sig_out <= ('0','0','0','0','0','0','0','0'); --resets outputs asynchronously
71     elsif (clk_event and CLK = '0') then -- falling edge
72       if skip_FLG = '1' then
73         if STATE = "010" then
74           --transition to a new state
75           present_state <= Prepu;
76           ctrl_sig_out <= control_signal;
77         ELSE
78           present_state <= next_state;
79         end if;
80       else
81         present_state <= next_state;
82         ctrl_sig_out <= control_signal; --updates outputs with the clock
83       end if;
84     end if;
85   end process;
86
87   comb_proc:
88   process(present_state, next_state)
89   begin
90     -- Switch between state types
91     case present_state is
92       -- start
93       when start => STATE <= "000";
94       next_state <= Prepu;
95       -- Prepu
96       when Prepu => STATE <= "001";
97       next_state <= Fetchu;
98       -- Fetchu
99       when Fetchu => STATE <= "010";
100      next_state <= Prepl;
101
102      -- Prepl
103      when Prepl => STATE <= "011";
104      next_state <= Fetchl;
105      -- Fetchl
106      when Fetchl => STATE <= "100";
107      next_state <= EXECUTE;
108
109      when EXECUTE => STATE <= "101";
110      next_state <= Prepu;
111
112     end case;
113   end process;
114 end behavior;
```

Below is the ModelSim functional simulation results of my finite state machine. I have marked when the state machine changes from state 5 or state 2 back to state 1. When the opcode executed is x"04" there is only 8-bits that need to be stored so it changes from state 2 to state 1.



```
# EE310 Lab08
# Force File
# Demonstrate Control Signals

restart -force

# Reset and clear all registers
force RESET 1 0ns ;
force clk 0 0ns, 1 50ns -r 100ns;

# Run one clock cycle
run 25ns;
force RESET 0 0ns;
run 75ns;
run 5000ns;
```

ALU

The ALU is the only other VHDL file that had to be changed to work with the control unit. I had to alter the code to know when to produce the control signal to load the value_IN to the output and send the signal flag to know when to assert LOAD_AC.

alu_tb.vhd

```

1  -----
2  -- EE310 Lab08 ALU
3  -- Implements the instruction set
4  -- for the uP3 microprocessor in Lab 4
5  --
6  -- Author: Jessica Atkinson, NAU/CUPT EE
7  -----
8
9  --declaring libraries used
10 library ieee;
11 use ieee.std_logic_1164.all;
12 use ieee.numeric_std.all;
13 library altera_mf;
14 use altera_mf.altera_mf_components.all;
15
16 --Entity
17 entity ALU_tb is
18 port( AC_IN, MDR_IN, VALUE_IN, OPCODE_IN : IN std_logic_vector(7 downto 0);
19       Z_OUT : out std_logic_vector(7 downto 0);
20       LOAD_PC, STORE_MEM : out std_logic;
21       ZFLG, NFLG : BUFFER std_logic);
22 end ALU_tb;
23
24 architecture behav of ALU_tb is
25     SIGNAL OPCODE_REG, VALUE_OUT, AC_OUT, MDR_out : std_logic_vector(7 downto 0);
26     SIGNAL AC_SIGNED : signed(7 downto 0);
27     -- INSTRUCTION VARIABLES
28     SIGNAL Z, NOP, LOAD, LOADI, CLR, ADD, SUBT, NEG, NOT, ANDD, ORR, XOR, SHL, SHR, jump_instr : std_logic_vector(7 downto 0);
29     SIGNAL STORE, JUMP, JNEG, JPOSZ, JZERO, JNZER : std_logic;
30     signal ADDI : std_logic_vector(8 downto 0);
31     signal MEM_STORE, PC_LOAD : std_logic;
32 begin
33     --LOADING TMP REGISTER TO OUTPUTS
34     Z_OUT <= Z;
35     AC_OUT <= AC_IN;
36     MDR_OUT <= MDR_IN;
37     VALUE_OUT <= VALUE_IN;
38     OPCODE_REG <= OPCODE_IN;
39     AC_SIGNED <= signed(AC_IN);
40     STORE_MEM <= MEM_STORE;
41     --
42     LOAD_PC <= PC_LOAD;
43     ZFLG <= '1' WHEN (AC_IN = x"00") ELSE '0';
44     NFLG <= '1' WHEN (AC_SIGNED(7) = '1') ELSE '0';
45     --
46     -- CREATING THE INSTRUCTION SET
47     NOP <= Z;
48     LOAD <= MDR_IN;
49     LOADI <= VALUE_IN;
50     STORE <= '1';
51     CLR <= x"00";
52     ADD <= std_logic_vector(to_signed(to_integer(signed(AC_IN)) + to_integer(signed(MDR_IN)), 8));
53     ADDI <= std_logic_vector(('0' & unsigned(AC_IN)) + ('0' & unsigned(VALUE_IN)));
54     SUBT <= std_logic_vector(to_signed(to_integer(signed(AC_IN)) - to_integer(signed(MDR_IN)), 8));
55     SUBTI <= std_logic_vector(('0' & unsigned(AC_IN)) - ('0' & unsigned(VALUE_IN)));
56     NEG <= std_logic_vector(to_signed(to_integer(signed(CLR)) - to_integer(signed(MDR_IN)), 8));
57     NOT <= NOT MDR_IN;
58     ANDD <= STD_LOGIC_VECTOR(AC_IN AND MDR_IN);
59     ORR <= (AC_IN OR MDR_IN);
60     XOR <= (AC_IN XOR MDR_IN);
61     SHL <= std_logic_vector(unsigned(AC_IN) sll to_integer(unsigned(VALUE_IN(2 downto 0))));
62     SHR <= std_logic_vector(unsigned(AC_IN) srl to_integer(unsigned(VALUE_IN(2 downto 0))));
63     JNEG <= '1' WHEN (AC_SIGNED(7) = '1') ELSE '0';
64     JPOSZ <= '1' WHEN (JNEG='0') ELSE '0';
65     JZERO <= '1' WHEN (AC_IN = CLR) ELSE '0';
66     JNZER <= '1' WHEN (AC_IN /= CLR) ELSE '0';
67
68     -- EXECUTING THE INSTRUCTION SET
69     MEM_STORE <= STORE when (OPCODE_REG = x"03") else '0';
70     --JUMP <= '1' WHEN (OPCODE_IN = x"10") ELSE '0';
71
72     --executing the jump instruction
73     jump_instr <= VALUE_IN when (JUMP = '1') else NOP;
74     with opcode_REG select
75         JUMP <= '1' when x"10",
76             NFLG when x"11",
77             NOT NFLG when x"12",
78             ZFLG when x"13",
79             NOT ZFLG when x"14",
80             '0' when others;
81
82     -- OPCODE AFFECTING Z
83     with OPCODE_REG select
84         Z <= NOP when x"00",
85             LOAD when x"01",
86             LOADI when x"02",
87             CLR when x"04",
88             ADD when x"05",
89             ADDI(7 downto 0) when x"06",
90             SUBT when x"07",
91             SUBTI(7 downto 0) when x"08",
92             NEG when x"09",
93             NOT when x"0A",
94             ANDD when x"0B",
95             ORR when x"0C",
96             XOR when x"0D",
97             SHL when x"0E",
98             SHR when x"0F",
99             jump_instr when x"10" | x"11" | x"12" | x"13" | x"14",
100             NOP when OTHERS;
101
102     -- OPCODE AFFECTING LOAD_PC
103     with OPCODE_REG select
104         PC_LOAD <= JUMP when x"10",
105             JNEG when x"11",
106             JPOSZ when x"12",
107             JZERO when x"13",
108             JNZER when x"14",
109             '0' when OTHERS;
110 end behav;

```

Block Diagram

