Lab 8: The Complete Processor

Activity #1 Define the Full Control Unit

State Flowchart

Below is a flowchart to illustrate the flow/process happening inside of the control unit. I have separated the concurrent signals and sequential signals in different boxes.




Table of States

State	State	Description/Action	Next
Name	Code		State
Start	0	Immediately on RESET No action	PrepU
PrepU	1	Prepare for upper byte instruction fetch MAR ← PC	FetchU
FetchU	2	Fetch upper byte of instruction IRU ← MDR, PC ← PC+1	Prep(L U)
PrepL	3	Prepare for lower byte instruction fetch MAR ← PC	FetchL
FetchL	4	Fetch lower byte of instruction IRL ← MDR, PC ← PC+1	Execute
Execute	5	Determine OPCODE operation toggle control signal outputs	PrepU

Activity 2: Write VHDL and Simulate Processor in Full Operation VHDL code

I reused the code form lab 7 and added some additional signals that will change and update the control unit outputs only when specified. I preset all the outputs per state and per opcode as it gets updated and it will only update when ctrl_sig_out is updated to the values of control_signal. These are 8 bit vectors where each bit represents a different output that are eventually stored into the outputs.


ctrl_sig_out[7..0]:=(skip_flg, fetch, LOAD_IRU, LOAD_IRL, INCR_PC, LOAD_PC, LOAD_AC, STORE_MEM)
Then from the lab 8 powerpoint I modeled this design by following the cases 1-5. Within each class is variables that may differ from one another so I created class variables that will update according to the OPCODE.

control_unit_tb.vhd

```
EE310 Control Unit
Created: May 8, 2018
Creator: Jessica Atkinson
5-State Finite State Machine
                          library ieee;
use ieee.std_logic_1164.all;
Barchitecture behavior of control_unit is
type state_type is (start, PrepU, FetchU, PrepL, FetchL, EXECUTE);
signal present_state, next_state, LAST_STATE : state_type;
signal AC_LOAD, MEM_STORE, skip_FLG, class1, class5 : STD_LOGIC;
signal control_signal,opcode_ctrl_sig, ctrl_sig_out : std_logic_vector(7 downto 0);
                Begin
    --UPDATE CONTROL SIGNAL OUTPUTS
    --(skip_fig, fetch, LOAD_IRU, LOAD_IRL, INCR_PC, LOAD_PC, LOAD_AC, STORE_MEM)
    STORE_MEM <= ctrl_sig_out(0);
    LOAD_AC <= ctrl_sig_out(1);
    LOAD_AC <= ctrl_sig_out(2);
    INCR_PC <= ctrl_sig_out(3);
    LOAD_IRL <= ctrl_sig_out(4);
    LOAD_IRL <= ctrl_sig_out(5);
    FETCH <= ctrl_sig_out(7);
    skip_FLg <= ctrl_sig_out(7);
</pre>
                                      -toggle 1/0 for class variable
class1 <= '1' when (opcode = x"04") else '0';
with opcode select
class5 <= '1' when x"10"
NFLG when x"11",
NOT NFLG when x"12",
ZFLG when x"3",
NOT ZFLG when x"14",
'0' when others;
                                                                                                                                                                                                                                   WHEN start,
when PrepU,
when FetchU,
when PrepL,
when FetchL,
--loads decoded opcode signals
                                                                                          opcode_ctrl_sig when EXECUTE, unaffected when others;
                                                                                             --Class 3
                                      sync_proc:
process(CLK, RESET, control_signal)
begin
                                                if RESET = '1' then
present_state <= start;
present_state <= pr
                    1-0-1-0
                                                              present_state <= next_state;
end if;
else</pre>
                                                                                                                                                                                                                                     --updates outputs with the clock
                                         comb_proc:
process(present_state, next_state)
                    gin
-- Switch between state types
case present_state is
                                                              SWITCH DESIGNATION OF THE STATE SEE PRESENT STATE SEE "000";
next_state <= Prepu;
when Prepu => STATE <= "001";
                                                                when PrepU => STATE <= "001";
next_state <= FetchU;
-- FetchU
when FetchU => STATE <= "010";
next_state <= PrepL;
                                                              when PrepL => STATE <= "011";
next_state <= Fetcht;
--- Fetcht
when FetchL => STATE <= "100";
                                                                 when EXECUTE => STATE <= "101";
  next_state <= PrepU;</pre>
                                                        end case:
                             end process;
end behavior;
```

Functional Simulation Results

Below is the ModelSim functional simulation results of my finite state machine. I have marked when the state machine changes from state 5 or state 2 back to state 1. When the opcode executed is x''04'' there is only 8-bits that need to be stored so it changes from state 2 to state 1.



Force File

I was able to use the same force file from Lab7 Act#2. Because the VHDL code was the only thing that needed to be updated so the force file code remained unchanged.

```
# EE310 Lab08
# Force File
# Demonstrate Control Signals

restart -force
# Reset and clear all registers
force RESET 1 Ons;
force clk 0 Ons, 1 50ns -r 100ns;
# Run one clock cycle
run 25ns;
force RESET 0 Ons;
run 75ns;
run 5000ns;
```

ALU

The ALU is the only other VHDL file that had to be changed to work with the control unit. I had to alter the code to know when to produce the control signal to load the value_IN to the output and send the signal flag to know when to assert LOAD_AC.

alu tb.vhd

```
|------
-- EE310 Lab08| ALU
-- Implements the instruction set
-- for the uP3 microprocessor in Lab 4
                                     -- Author: Jessica Atkinson, NAU/CUPT EE
                               --declaring libraries used
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library altera_mf;
use altera_mf.altera_mf_components.all;
Barchitecture behav of ALU_tb is

SIGNAL OPCODE_REG, VALUE_OUT, AC_out, MDR_out : std_logic_vector(7 downto 0);

SIGNAL AC_SIGNED : signed(7 downto 0);

-- INSTRUCTION VARIABLES

SIGNAL 2, NOP, LOAD, LOADI, CLR, ADD, SUBT, NEG, NOT, ANDD, ORR, XOR, SHL, SHR, jump_instr : std_logic_vector(7 downto 0);

SIGNAL STORE, JUMP, JNEG, JPOSZ, JZERO, JNZER : std_logic;

signal ADDI, SUBTI : std_logic_vector(8 downto 0);

signal MEM_STORE, PC_LOAD : std_logic;

Blogin

--LOADING TMP PEGESTER TO ACCOUNT.
                                                         --LOADING TMP REGISTER TO OUTPUTS
Z_OUT <= Z;
AC_OUT <= AC_IN;
MDR_OUT <= MDR_IN;
VALUE_OUT <= VALUE_IN;
OPCODE_REG <= OPCODE_IN;
AC_SIGNED <= signed(AC_IN);
STORE_MEM <= MEM_STORE;
LOAD_PC <= PC_LOAD;
ZFLG <= '1' WHEN (AC_IN = x"00") ELSE '0';
NFLG <= '1' WHEN (AC_SIGNED(7) = '1') ELSE '0';
                                                                       --LOADING TMP REGISTER TO OUTPUTS
                             횬--
                                                                      -- CREATING THE INSTRUCTION SET
                                                              -- EXECUTING THE INSTRUCTION SET
MEM_STORE <= STORE when (OPCODE_REG = X"03") else '0';
--JUMP <= '1' WHEN (OPCODE_IN = X"10") ELSE '0';
                                                                --executing the jump instruction
jump_instr <= VALUE_IN when (JUMP = '1') else NOP;
with opcode_REG_select
JUMP <= '1' when x'10",
    NELG_when x'11",
    NOT NFLG when x'12",
    ZFLG when x'13",
    NOT ZFLG when x'14",
    '0' when others;
                                                          when x"10",
LG when x"11",
NOT NFLG when x"12",
ZFLG when x"13",
NOT ZFLG when x"14",
O' when others;

-- OPCODE AFFECTING Z
with OPCODE_REG select
Z <= NOP when x"00",
LOAD when x"00",
LOAD when x"00",
LOAD when x"00",
SUBT When x"00",
SUBT WHEN x"00",
SUBTIC? downto 0) when x"06",
SUBTIC? downto 0) when x"06",
NEG when x"09",
NOT when x"00",
ANDD when x"08",
NEG when x"09",
NOT when x"00",
SHE when x"06",
SHE
                                                               SHL when X"OE",
SHR when X"OF",
jump_instr when x"10"|x"11"|x"12"|x"13"|x"14",
NOP when OTHERS;
-- OPCODE AFFECTING LOAD_PC
with OPCODE_REG select
PC_LOAD <= JUMP when x"10",
JNEC when x"11",
JPOSZ when x"12",
JZERO when X"13",
JZERO when X"14",
'O' when OTHERS;
```

Block Diagram

