Lab 7 Instruction Fetch

Lab 7 Objective:


To use our previous labs 4, 5 and 6 to be able to fully integrate the ALU, RAM, registers and data paths of the microprocessor. To understand exactly what this circuit does by creating a force file that will transfer and store data accordingly. Then to create a control unit that will provide the inputs to the controls of: the opcode, system flags, reset and the system clock.

Activity 1: Hardware Design: Everything Except the Control Unit

Block Diagram:

The block diagram shown below is a combination of the code created from the previous labs. I altered the symbols for each file to match the given Block Diagram given in the Lab 7 PowerPoint. The code has also been modified in order to get all the control signals and data busses to communicate with each other. There are additional output pins to monitor their values while running the ModelSim Simulations.

bdf file



Memory Initialization File

The first twelve memory locations x''00'' to x''0B'' were initialized to the hexadecimal values of 02, E7, 03, 10, 09, 10, 10, 0A, 0E, 03, 04, FF. For the Memory initialization file the values had to converted into decimal representation as shown in the screenshot of the memory locations.


Addr	+0	+1	+2	+3	+4	+5	+6	+7	ASCII
0	2	231	03	16	09	16	16	10	
8	14	3	4	255	0	0	0	0	
16	0	0	0	0	0	0	0	0	
24	0	0	0	0	0	0	0	0	

Force File Act 1

```
################################
# EE310 Lab07 ACT1 Force File
# Demonstrate Control Signals
# Jessica Atkinson May 8, 2017
################################
# Restate Simulation when loaded
restart -force
# Reset and clear all registers
force RESET 1 Ons ;
force FETCH 0 Ons;
force INCR PC 0 Ons ;
force LOAD PC 0 Ons;
force LOAD IRL 0 Ons;
force LOAD IRU 0 Ons;
force LOAD AC 0 Ons;
force clk 0 Ons, 1 50ns -r 100ns;
force STORE MEM 0 Ons;
# Run one clock cycle & turn off RESET
run 25ns;
force RESET 0 Ons;
run 75ns;
# Start repeat statements for the PrepU, FetchU, PrepL, FetchL state representations
# Made them repeat every 500ns (5 clock cycles)
force FETCH 1 Ons, 0 100ns, 1 200ns, 0 300ns -r 500ns;
force INCR_PC 0 Ons, 1 100ns, 0 200ns, 1 300ns, 0 400ns -r 500ns;
force LOAD IRL 0 Ons, 1 300ns, 0 400ns -r 500ns;
force LOAD IRU 0 Ons, 1 100ns, 0 200ns -r 500ns;
# From 400ns to 500ns of the repeat statements is when LOAD_AC, LOAD_PC and STORE_MEM will
execute. Following statements are asserted from the given instructions.
run 400ns;
force LOAD AC 1 Ons;
run 100ns;
force LOAD AC 0 Ons;
run 400ns;
force STORE MEM 1 Ons;
run 100ns;
force STORE MEM 0 Ons;
run 400ns;
force LOAD AC 1 Ons;
run 100ns;
force LOAD AC 0 Ons;
run 400ns;
force LOAD PC 1 Ons;
run 100ns;
force LOAD PC 0 Ons;
run 400ns;
###############//end
```

Waveform

Below is the waveform produced from the compiled BDF and force file. I ran into some iteration issues at 750ns with an error. I've tried to determine the cause of this issue and couldn't seem to get rid of the error. For the first seven and a half clock cycles it appears that all the data is correctly being stored and transferred among the data busses on the RISING clock edge while the control lines only change on the FALLING clock edge giving the control signals and data busses 50ns to avoid timing issues.. ALU and FETCH are not controlled by the clock and update their data busses on both, rising and falling clock edges. I am not sure if this is what is causing the issue or if it is within the original code of the files.



VHDL Code

Accumulator

```
-EE310 Lab07
 3
4
5
6
7
        --Accumulator
                                                                                             accu_tb
          import library
                                                                                                LOAD_AC
       library ieee;
use ieee.std_logic_1164.all;
 8
                                                                                                           AC
                                                                                                > clk
      port( z : in std_logic_vector(7 downto 0);

LOAD_AC, clk : in std_logic;

AC : out std_logic_vector(7 downto 0));
end entity accu_tb;
10
11
12
13
14
15
     ⊟entity accu_tb is
     ₽
16
17
18
19
20
21
22
      □architecture behavior of accu_tb is
      ⊟begin
            process(z, clk, LOAD_AC)
                                            --sensitivity list
     ₽
           begin
               23
24
25
                   END IF;
           END IF;
end process;
       END behavior;
```

ALU

In the ALU

```
--declaring libraries used
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library_altera_mf;
use_altera_mf.altera_mf_components.all;
                                        --Entity

Bentity ALU_tb is

B port( AC_IN, MDR_IN, VALUE_IN, OPCODE_IN : in std_logic_vector(7 downto 0);
    ___LOUT : out std_logic_vector(7 downto 0);
    ___LOAD_PC, STORE_MEM : out std_logic
    ZFLG, NFLG : out std_logic);
                                          Barchitecture behav of ALU_tb is
SIGNAL OPCODE_REG, VALUE_OUT, AC_OUT, MDR_out : std_logic_vector(7 downto 0);
SIGNAL AC_SIGNAED : signed(7 downto 0);
-- INSTRUCTION VARIABLES
SIGNAL AC_SIGNAED : Signed(7 downto 0);
-- INSTRUCTION VARIABLES
SIGNAL AC_SIGNAED : Signed(7 downto 0);
-- INSTRUCTION VARIABLES
SIGNAED : Signed(7 downto 0);
-- INSTRUCTION SIGNAED : 
                                                                                      -- INSTRUCTION VARIABLES
SIGNAL Z, NOP, LOAD, LOADI, CLR, ADD, SUBT, NEG, NOT, ANDD, ORR, XOR, SHL, SHR: std_logic_vector
SIGNAL STORE, JUMP, JNEG, JPOSZ, JZERO, JNZER: std_logic;
signal ADDI, SUBTI: std_logic_vector(& downto 0);
signal MEM_STORE, PC_LOAD: std_logic;
                                                                                                           -LOADING TMP REGISTER TO OUTPUTS
Z_OUT <= Z;
AC_OUT <= AC_IN;
MDR_OUT <= MOR_IN;
VALUE_OUT <= WALUE_IN;
OPCODE_REG <= OPCODE_IN;
AC_SIGNED <= signed(AC_IN);
STORE_MEM <= MEM_STORE;
LOAD_PC <= PC_LOAD;
ZFLG <= 1' WHEN (AC_IN = X"00") ELSE '0';
NFLG <= 1' WHEN (AC_ISINED(7) = 1') ELSE '0';
                                            ⊟begin
                                                                                                       JZERO <- 1. WHEN (AC_IN = CLR) ELSE '0';

JNZER <- 1. WHEN (AC_IN / CLR) ELSE '0';

-- EXECUTING THE INSTRUCTION SET

MMM_STORE <= STORE When (OPCODE_REG = X"03") else '0';

JUMP <= 1. WHEN (OPCODE_IN = X"10") ELSE '0';

-- OPCODE AFFECTING Z

With OPCODE_REG select

Z <= NOP when X"00",

LOAD when x"01",

LOAD when x"01",

ADD when X"05",

ADDI(7 downto 0) when x"06",

SUBT When X"07",

SUBTI(7 downto 0) when x"08",

NEG when X"09",

NOT when X"08",

ANDD when X"08",

ANDD when X"06",

SHE when X"06",

SHE when X"07",

SHE when X"06",

SHE when X"10",

JNEE when X"11",

JPOSZ when X"11",

JPOSZ when X"11",

JZERG WHEN X"
```

ALU_tb

MDR

inst

ALU

7FI G

NFLG

Fetch

This was a simple multiplexer that chose the PC bus or the ADDR_VAL bus based on the value of FETCH.

```
fetch_tb
FETCH tb.vhd
  2
      뼚
        --EE310 lab 07
                                                                        FETCH
  3
        -- Multiplexer - Fetch
  4
                                                                               MUX
        --Jessica Atkinson
  5
  6
  7
        --importing library
                                                                     inst
  8
        library ieee;
  9
        use ieee.std_logic_1164.all;
10
11
      □entity fetch_tb is
            --declaring variable properties
port( FETCH : in std_logic;
   addr_value, pc : in std_logic_vector(7 downto 0);
12
13
      ፅ
14
15
               address : out std_logic_vector(7 downto 0));
16
        end entity fetch_tb;
17
18
      □architecture behavior of fetch_tb is
19
      ⊟begin
20
            address <= PC when (FETCH = '1') else addr_value;
21
        END behavior;
```

Instruction Registers

For the instruction registers, initially, I had created one VHDL file that held both the IRL and IRU. For this lab, I took that code and separated it into the following two files to represent the Upper and Lower Instruction register separately.

IRL.vhd


```
23456789
            - EE310 Lab#7
               Jessica Atkinson
           -- NAU
                                                                                                       IRI 8
           -- Instruction Register Lower
                                                                                                            LOAD_IRL
                                                                                                                            MANUE N
                                                                                                                                        IRL
           --declaring libraries used
          library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library altera mf;
                                                                                                               CLK
10
11
12
13
14
15
                                                                                                           RESET
          use altera_mf.altera_mf_components.all;
       ☐ entity IRL8 is
☐ port( LOAD_IRL, CLK, RESET : in std_logic;

MDR : in std_logic_vector(7 downto 0);

ADDR_VALUE : out std_logic_vector(7 downto 0));
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
       □architecture behav of IRL8 is
               process(CLK, LOAD_IRL, MDR, RESET)
       ļ
                    if RESET = '1' then
                         ADDR_VALUE <= x"00";
                    --if CLK on FALLING edge and LOAD_IRU =1 then MDR = OPCODE
elsif clk'event AND clk = '0' then
if (LOAD_IRL = '1') then
       上日日
31
                              ADDR_VALUE <= MDR;
32
                         end if;
33
                    end if;
               end process;
          end behav;
```

IRU.vhd

```
- EE310 Lab#7
 5
6
7
                Jessica Atkinson
            -- NAU
 8
            -- Instruction Register UPPER
10
           --declaring libraries used
library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;
library altera_mf;
11
12
13
14
15
16
17
           use altera_mf.altera_mf_components.all;
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
        ⊟entity IRU8 is
                port( LOAD_IRU, CLK, RESET : in std_logic;
   MDR : in std_logic_vector(7 downto 0);
   OPCODE : out std_logic_vector(7 downto 0));
           end IRU8:
        □architecture behav of IRU8 is
        □begin
                 process(CLK, LOAD_IRU, MDR, RESET)
        begin
if RESET = '1' then
OPCODE <= x"00";
'5 5' Y on FALLING
        -
                      --if CLK on FALLING edge and LOAD_IRU =1 then MDR = OPCODE elsif (LOAD_IRU = '1') then if clk'event AND clk = '1' then
                                 OPCODE <= MDR:
                       end if;
                 end process;
36
37
           end behav;
```



Program Counter

The program counter increments by one to execute the data stored in the memory location value. This is how the 16-bit data can be stored in four states at which PrepU/L and FetchU/L occur. Storing the upper and lower byte in two separate memory locations in order to store the next bit by incrementing the PC by one.

This is the file I had the most errors with. The code created for the previous lab would only hold x"00" and increment by one to x"01" then back down to x"00" in a loop.

pc_tb.vhd

```
pc_tb
        -- FF310
                      1ab07
                                                                                                                        value
        -- Program Counter
                                                                                                          RESET
        -- Jessica Atkinson
 5
                                                                                                          LOAD PC
 6
7
8
9
        --import libraries
library ieee;
use ieee.std_logic_1164.all;
                                                                                                          INCR_PC
10
11
12
        use ieee.numeric_std.all;
library altera_mf;
        use altera_mf.altera_mf_components.all;
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
     ☐ architecture behavior of pc_tb is

--signal pc_out : std_logic_vector(7 downto 0);

signal pc_store : std_logic_vector(7 downto 0);
                                                                             -- TMP VARs for increments
      ⊟begin
            pc_out <= pc_store;
process(clk, RESET, addr_value, INCR_PC, LOAD_PC, pc_store)
      -0-0
               begin
      8
34
35
36
      ₽
37
38
39
      ╽
                                                                 --increment + 1 PER KEYO ACTIVE
40
41
                   END IF;
      - END IF;
- end process;
END behavior;
43
```

Activity 2: Control Unit for Instruction Fetch

Control Unit

The control unit was straight forward on how to structure the VHDL code. Declaring the state_types then variables that will indicate what state it is at. While alternating various signals to go off for each state, there is an if statement that will determine if the third bit in the STATE variable is a 1. If it is a one then it returns the states to the start if not it moves to the next. Once reaching the last state, FetchL it will skip the start state unless reset is being pressed and move on to PrepU.

```
EE310 Control Unit
                  Created: May 8, 2018
Creator: Jessica Atkinson
  4
                  5-State Finite State Machine
  5
  6
7
  8
9
           library ieee;
use ieee.std_logic_1164.all;
10
         11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
         Barchitecture behavior of control_unit is
    type state_type is (start, PrepU, FetchU, PrepL, FetchL);
    signal present_state, next_state, LAST_STATE : state_type;|
    signal AC_LOAD, MEM_STORE : STD_LOGIC;
         ⊟begin
                   sync_proc:
process(CLK, RESET)
begin
                  ii keseT = '1' then
    present_state <= start;
elsif (clk'event and CLK = '0') then
    present_state <= next_state;
end if;
end process;</pre>
         一日十日
29
30
31
32
33
34
3563789401443445555555555555567890
                  process(present_state, next_state)
begin
                         case present_state is
                                                                         -- start
                               when start =>
                                    en start =>
next_state <= PrepU;
STATE <= "100";
FETCH <= '0';
LOAD_IRL <= '0';
LOAD_IRU <= '0';
                                    LOAD_IRU <= '0'
INCR_PC <= '0';
                             when PrepU =>

STATE <= "000";

FETCH <= '1';

CAD TRL <= '0';
                                                                         -- PrepU
                                    FETCH <= '1',

LOAD_IRL <= '0';

INCR_PC <= '0';

LOAD_AC <= '0';

'f STATE(1) = '1' then
                                          next_state <= START;
                                    next_state <= FetchU;
end if;
                             61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
80
                                                                         -- FetchU
                                    LOAD_IRU <= '1';
INCR_PC <= '1';
if STATE(1) = '1' then
                                          next_state <= start;</pre>
                                    next_state <= PrepL;
end if;</pre>
                                                                         -- PrepL
                              when PrepL =>

STATE <= "010";

FETCH <= '1';

LOAD_IRU <= '0';

INCR_PC <= '0';

if STATE(2) = '1' then
                                          next_state <= start;</pre>
81
82
83
84
85
86
                                          next_state <= FetchL;
                                     end if;
                                                                         -- FetchL
                              when FetchL =>

STATE <= "011";

FETCH <= '0';


LOAD_IRL <= '1';

INCR_PC <= '1';

if STATE(2) = '1' then
87
88
89
90
91
92
                                           next_state <= start;
                                     else
                                          next_state <= PrepU;
93
                                     end if;
                         end case;
95
                   end process;
          end behavior;
```

Block Diagram File

I added the new control box above the original block diagram and labeled the bus lines so they will update accordingly and not have too many wires to follow.




Force File

The force file didn't have many operations. This is because many of the inputs are coming from a different location and do not need to be set. Therefore the 8-bit OPCODE input comes from the OPCODE_BUS[7..0]. The ZFLG and NFLG are controlled from the output of the ALU. This leaves the clock and reset as the controls that can be altered in the force file. Therefore, I put the clock in a 100ns cycle alternating from 0 to 1 every 50ns. Setting reset to '1' for the first 25ns and zero for the rest of the simulation.

Waveform

This waveform below shows the STATE values starting at '100' := RESET then it cycles from '000' PrepU to '001' FetchU to '010' PrepL to '011' FetchL. This cycle is set to repeat and only include the 4th state if and only if the reset button is being pressed.

The inputs are in green and orange. The outputs include the STATE signal in lime-green and the busses in blue and the NFLG and ZFLG in green at the bottom. For this waveform the iteration limit error (vsim-3601) reached at 1050 ns in the middle of the 11th clock cycle during the FetchU state. I have written numerous versions of the force file and all of them stop on the rising edge of the FetchU state.



The table below shows what the signals should be during each state as well as their state value.

	1	2	3	4	5
	Start	PrepU	FetchU	PrepL	FetchL
RESET	1	0	0	0	0
STATE(3)	100	000	001	010	011
LOAD_AC	0	0	0	0	0
LOAD_IRU	0	0	1	0	0
LOAD_IRL	0	0	0	0	1
LOAD_PC	0	0	0	0	0
INCR_PC	0	0	1	0	1
FETCH	0	1	0	1	0
STORE_MEM	0	0	0	0	0

Conclusion

This lab showed me how to connect the previous labs to make a basic microprocessor. I ran into many issues including having to change the active RESET from '0' to '1' in all the registers as well as changing a few clock edges to activate on the rising edge. My program counter's VHDL has the most issues. Overall, this lab was helpful to realize how each part contributed to the microprocessor and what control lines operate different registers and update different data busses.