# Notes for ECE 45600 - Integrated Circuit Design

# January 21, 2025

#### Abstract

These are lecture notes for Fall 2025 ECE 45600 by professor Saeed Mohammadi at Purdue. Modify, use, and distribute as you please.

# Contents

L	Intr	roduction
	1.1	Noise and Reliability
	1.2	Regenarative vs Non-Regenarative
	1.3	Fan-in and Fan-out
	1.4	Gate Delays
	1.5	Inverter Modelling
		1.5.1 Power Dissipation
,	$\mathbf{C}\mathbf{M}$	IOS Technology
	2.1	Design Rules and Limitations

## 1 Introduction


## 1.1 Noise and Reliability

Noise in circuits comes from undesired coupling, both capacitive and inductive.

Note: Capacitive and inductive coupling are reduced by:

- Placing interconnected lines far from each other.
- Adding ground plane between lines.
- Reducing length of interconnected lines


The following is the graph of the voltage transfer characteristics of an inverter:



In it,  $V_{OH} = f(V_{iH})$  is the voltage recognized as the output voltage when the inverter begins to output high. Similarly,  $V_{OL} = f(V_{iL})$  is the voltage when it begins to output low. Finally,  $V_M = f(V_M)$  is the point that the input and the output are the same, and is also known as the switching threshold.

Both  $V_{iL}$  and  $V_{iH}$  are points at which the curve has a slope of -1. The area between these two points is the undefined region, and is the reason why noise is a problem.

The range between the output and the input on each side of the curve is known as the noise margin, and is an area where the output is well defined into one of its two possible values:




There are two kinds of noise sources:

- 1. Fixed Sources
- 2. Proportional Sources

The noise margin,  $V_{NM}$ , has the following properties:

$$\frac{V_{SW}}{2} \geq V_{NM} \geq \sum f_i V_{Nfi} + \sum g_j V_{SW}$$


where  $V_N fi$  is a fixed noise source and  $V_{SW}$  is a proportional one. Noise margins are deceptive, as these can be easily disturbed, which is why the more reliable parameter is noise immunity, or the ability to suppress noise.



The higher the impedance of the noise immunity, the more noise is rejected.


## 1.2 Regenarative vs Non-Regenarative

The following is a graph of a regenerative curve:



The behavior of this kind of curve is the following:

Let us imagine several inverters connected to each other in series. If the input voltage of the first inverter starts somewhere close to the center of the undefined region, after a few inverters, the output will be well into the noise margins. On the other hand, a non-regenerative curve,




In a series arrangement of inverters, if the input of one is undefined, the eventual inputs and outputs will tend to the center of the undefined region instead. This is why a regenerative curve is what we desire form our inverters.


#### 1.3 Fan-in and Fan-out

We will now define two important terms in the context of gates:

The fan-in is the number of inputs a gate has, and is represented by the letter M:




The fan-out is the number of outputs a gate has, and is represented by the letter N:



## 1.4 Gate Delays

Another important gate parameter is the delay it possesses. The delay of a gate will define how fast the circuit can run, as well as some restraints it will have to avoid errors.

This delay, as well as its subcomponents can be seen in the following figure:




In this image, we can see a few kinds of delays:

• Fall delay  $t_f$ : the time it takes for the output curve to go from  $V_{OH}$  to  $V_{OL}$ . Depends on the strength of the driver and the load presented to it.

- Fall delay  $t_r$ : the time it takes for the output curve to go from  $V_{OL}$  to  $V_{OH}$ . Depends on the strength of the driver and the load presented to it.
- High to Low Propagation delay  $t_{pHL}$ : the time between the 50% of the input to the 50% voltage of the output when the inverter output is transitioning from high to low.
- Low to High Propagation delay  $t_{pLH}$ : the time between the 50% of the input to the 50% voltage of the output when the inverter output is transitioning from low to high.
- Propagation delay  $t_p$ :  $(t_{pLH} + t_{pHL})/2$

Now, let us imagine the following circuit:




The input of the first inverter will be bouncing between high and low at a certain frequency, and thus we can deduce the propagation delay using the following formula:

$$T = 2 \times t_p \times N$$

### 1.5 Inverter Modelling

We can use an RC circuit to model the delay of an inverter as shown below:



This will work if the following two properties, brought about by their definitions withing the delay curve and the voltage transfer characteristics curve, hold true:

$$t_p = \ln(2)\tau$$
$$t_r \approx t_f = \ln(9)\tau$$

## 1.5.1 Power Dissipation

We know the following definitions of power:

• Instantaneous:  $p(t) = v(t)i(t) = V_{supply}i(t)$ 

• Peak:  $P_{peak} = V_{supply} i_{peak}$ 

• Average:  $P_{ave} = \frac{1}{T} \int_{t}^{t+T} p(t) dt = \frac{V_{supply}}{T} \int_{t}^{t+T} i_{supply}(t) dt$ 

which lead to the following energy definitions:

- Power-Delay Product (PDP):  $E = \text{Energy per operation} = P_{ave} \times t$
- Energy-Delayed Product (EDP): quality metric of gate =  $E \times t_p$

The energy consumption due to transitions (there is no power dissipated when there is no transition) is the following:


$$E_{0\to 1} = C_L * V_{dd}^2 \tag{1}$$

$$E_{cap} = \frac{1}{2}C_L * V_{dd}^2 \tag{2}$$

As can be seen in equation (2), half the energy is stored in the capacitor. That is, half the energy is dissipated into the atmosphere by the resistor.

# 2 CMOS Technology

The following is the structure of a modern NMOS transistor:



Note: The process described is over 20 years old now.

The silicon substrate  $(p^+)$  is about  $400\mu m - 500\mu m$  thick.

Above it we have another layer of a more clean silicon substrate (p-epi) that is placed by introducing wafers to vacuum chambers with silicon gas, allowing the silicon to be deposited appropriately. The (p-epi) layer only needs to be  $0.1\mu m$  thick, but the optimal range that avoids the most imperfections is between  $1\mu m - 2\mu m$ .

The next layer to be placed is a layer of  $SiO_2$ , which is created by heating the water to  $1050^{\circ}C$  and allowing the molecules of oxygen to bond with the silicon. This layer is about 200Ang (20nm) thick.

Next, the polymer is spread across the whole wafer. This is done by placing a small amount of the liquid polymer, before rotating it at high speeds and allowing the polymer to spread approximately evenly across the wafer. The thickness depends on the viscosity of the polymer as well as the rotation speed. Based on the thickness of the polymer, the duration of the hardening exposure in the lithography is determined. The photomask is defined by covering the areas that do not want to be kept (using laser etched glass), and thus are not hardened when exposing the wafer to the UV light. The soft part is then dissolved and removed.

The trenches left from removing the undesired parts are filled with oxide, this time, it is not a high quality oxide like in the previous  $SiO_2$  layer. This leaves an uneven layer, which is planarized using chemical-mechanical polishing (CMP). Another mask is placed on the wafer. Ions from elements from group 5 like Phosphorus (Ph), Arsenic (As) or Nitrogen (N) are accelerated through a few kV and blasted at the layer over the non-trench parts. The ions harmlessly cross the oxide layer and allow the n-doped region to be doped. This layer has about  $10^{16}ions/cm^3$ , as opposed to the approximately  $10^{23}atoms/cm^3$  of silicon. The same is done to create the p-doped region, but with elements from group 3

The same is done to create the p-doped region, but with elements from group 3 like Boron (B), Aluminum (Al) or Gallium (Ga).


The wafer is then heated to about  $900^{\circ}C$  to allow the ions to bond with the silicon. From this point onward, temperatures above around  $800^{\circ}C$  are unacceptable, as they will diffuse the doping.

Thus, Low-Pressure Chemical Vapor Deposition (LPCVD) is used to deposit a poly-silicon. A 100nm thick, 45nm wide undoped material is deposited. 3 regions, one on the poly of one side and the other two around the poly of the other side are created, and within them the desired material (group 5 for NMOS, group 3 for PMOS) is implanted. The opposite is then done, the windows are replaced, and so is the element. This leaves wither poly doped with p, directly surrounded by p and then surrounded by p, or doped with n surrounded by p.

The polysilicon will be the gate, directly surrounded by source and drain, and externally surrounded by the body.

Note: The substrate is created by melting sand at about  $1500^{\circ}C$ , allowing the gas bubbles within to escape. After this, they place a seed of silicon within the fluid. They then extract the seed, while rotating the molten silicon very slowly. This allows the silicon to crystallize in a structure based on the seed. The resulting crystal is several meters tall, and a few inches in radius. The result is finally cut into approximately half a mm thick slices called wafers.

The following is an image of the lithographical representation of two NMOS (below) and two PMOS (above) transistors connected:



The overlap between purple and green is the area where the transistors are.

The PMOS transistors are notably larger, as they are slower, and the size compensates for this.

## 2.1 Design Rules and Limitations

When making transistors, certain design rules must be followed. These are predefined, and help avoid production flaws. The software, Cadence in this case, checks for the fulfillment of these rules.

There are two kinds of design rules:

- 1. Scalable: lambda parameter which represents half the minimum length. They allow for rules to pass from one process to another.
- 2. Absolute: applicable to more specific situations.

When designing an IC, the software tries to automatically generate a layout that fulfills all its rules. The user can modify the layouts, but they might violate some of these rules.

After the chip is designed, it is sent to be fabricated and packaged. Then the IC can be placed on a PCB.