


GloballSel

LLVM's Latest Instruction Selection Framework


Diana Picuş

Target-independent IR




Machine-dependent IR






```
define i32 @add(i32 %a, i32 %b) {
entry:
    %add = add nsw i32 %b, %a
    ret i32 %add
}
```






```
define i32 @add(i32 %a, i32 %b) {
entry:
    %add = add nsw i32 %b, %a
    ret i32 %add
}
```






Static Single Assignment






- Static Single Assignment
- Virtual registers






- Static Single Assignment
- Virtual registers
- Pseudoinstructions











isel input for add:entry












In the Making





In the Making



MachineInstr

- + Register banks
- + Generic instructions



In the Making




MachineInstr



Machine Passes




The GloballSel Pipeline





LLVM IR



Generic MachineInstr

G ADD

G_LOAD

G_ANYEXT

G_FRAME_INDEX

G_CONSTANT

G_BRCOND

G INTRINSIC

G_FADD

. . .



IRTranslator output (Generic MIR):



IRTranslator output (Generic MIR):



IRTranslator output (Generic MIR):

```
Scalar sN (number of bits)
Pointer pN (address space)
Vector M x sN (lanes x number of bits)
```




IRTranslator output (Generic MIR):



IRTranslator output (Generic MIR):



Legalizer




(operation, type)


- Legal
- NarrowScalar
- WidenScalar
- FewerElements
- MoreElements
- Lower
- Libcall
- Custom
- Unsupported



Register Bank Selection









Before instruction selection:

After instruction selection:



Before instruction selection:


After instruction selection:



Before instruction selection:

After instruction selection:







Current Status

Prototype, disabled by default

```
llc -global-isel [...]
clang -mllvm -global-isel [...]

llc -global-isel -global-isel-abort=0 [...]
```



Current Status

Work in progress: Improving the framework (e.g. TableGen)

```
/// General Purpose Registers: W, X.
def GPRRegBank : RegisterBank<"GPR", [GPR64all]>;

/// Floating Point/Vector Registers: B, H, S, D, Q.
def FPRRegBank : RegisterBank<"FPR", [QQQQ]>;

/// Conditional register: NZCV.
def CCRRegBank : RegisterBank<"CCR", [CCR]>;
```



Current Status

Work in progress: Improving the framework (e.g. TableGen)

```
/// General Purpose Registers: W, X.
def GPRRegBank : RegisterBank<"GPR", [GPR64all]>;

/// Floating Point/Vector Registers: B, H, S, D, Q.
def FPRRegBank : RegisterBank<"FPR", [QQQQ]>;

/// Conditional register: NZCV.
def CCRRegBank : RegisterBank<"CCR", [CCR]>;
```

- Work in progress: Target adoption
 - AArch64
 - Passes > 63% of the test-suite
 - Plans to replace FastISel this year
 - Much faster than DAGISel (but worse code)
 - Hoping to get within 1.1x of FastISel
 - \circ ARM
 - AMDGPU
 - o x86



Summary + Q&A

- Status (20 January 2017):
 http://lists.llvm.org/pipermail/llvm-dev/2017-January/109366.html
- Docs: http://llvm.org/docs/GlobalISel.html
- In depth presentation from US LLVM:

https://www.youtube.com/watch?v=6tfb344A7w8







Legalizer

Input:

```
\%0(p0) = COPY \%x0

\%1(s128) = G_LOAD \%0(p0) :: (load 16 from \%ir.x)
```

Output:

```
%0(p0) = COPY %x0
%13(s64) = G_CONSTANT i64 0
%12(p0) = G_GEP %0, %13(s64)
%11(s64) = G_LOAD %12(p0) :: (load 16 from %ir.x)
%16(s64) = G_CONSTANT i64 8
%15(p0) = G_GEP %0, %16(s64)
%14(s64) = G_LOAD %15(p0) :: (load 16 from %ir.x)
%9(s128) = G_SEQUENCE %11(s64), 0, %14(s64), 64
```



Register Bank Selection

```
%0(s64) = COPY %x0
%1(p0) = COPY %x1
%2(<2 x s32>) = G_BITCAST %0(s64)
%3(<2 x s32>) = G_LOAD %1(p0) :: (load 8 from %ir.addr)
%4(<2 x s32>) = G_OR %2, %3
%5(s64) = G_BITCAST %4(<2 x s32>)
%x0 = COPY %5(s64)
RET_ReallyLR implicit %x0
```

Fast:

Greedy:

```
registers:
- { id: 0, class: gpr }
- { id: 1, class: gpr }
- { id: 2, class: fpr }
- { id: 2, class: fpr }
- { id: 3, class: fpr }
- { id: 4, class: fpr }
- { id: 5, class: gpr }
- { id: 5, class: gpr }
```

