Consists of: (Neumann Arch) instruction gegister / program counter does to memory · external storage · 1/0 mechanisms - some memory now stored inside upo to reduce latercy CPU Coches . L3 - Shared between all cores (largest) LZ-internal in core but shared LI- closest cache split in 2 - data and instructions Registers -· hold data being used for computations in CPU I data Fetched Fran menory Un operation performed 3, repeat until final result 4, result moved back from oregister to memory x86 Registers: rax, rbx, rcx,, rsi - source moex rdi - destination index Carry Flags - Indicate result of an operation CF: carry (averflow) ZF: zero flag SF: regative (sign) flag Assembly Instruction commands used to perfugan operations on the cou