

COMPUTER ORGANIZATION AND DESIGN

The Hardware/Software Interface

Topic 4

Instruction Coding

Representing Instructions

- Assembly instructions are translated into binary information
 - Called machine code
- MIPS instructions
 - Encoded as 32-bit instruction words
 - Stored in 32-bit long memory locations
 - Small number of formats encode operation code (opcode), register numbers, ...
 - Regularity!



Representing Instructions

- Three formats (types) to represent MIPS instructions
 - R-type (register)
 - I-type (immediate)
 - J-type (jump)



R-format



Instruction fields

- op: operation code (opcode)
- rs: first source register number
- rt: second source register number
- rd: destination register number
- shamt: shift amount (00000 for now)
- funct: function code (extends opcode)



Register Operands

- \$zero: constant 0 (reg 0, also written as \$0)
- \$at: Assembler Temporary (reg 1, or \$1)
- \$v0, \$v1: result values (reg's 2 and 3, or \$2 and \$3)
- \$a0 \$a3: arguments (reg's 4 7, or \$4 \$7)
- \$t0 \$t7: temporaries (reg's 8 15, or \$8 \$15)
- \$s0 \$s7: saved (reg's 16 23, or \$16 \$23)
- \$t8, \$t9: temporaries (reg's 24 and 25, or \$24 and \$25)
- \$k0, \$k1: reserved for OS kernel (reg's 26 and 27, \$26/27)
- \$gp: global pointer for static data (reg 28, or \$28)
- \$sp: stack pointer (reg 29, or \$29)
- \$fp: frame pointer (reg 30, or \$30)
- \$ra: return address (reg 31, or \$31)



R-format Example

| ор | rs | rt | rd | shamt | funct |
|--------|--------|--------|--------|--------|--------|
| 6 bits | 5 bits | 5 bits | 5 bits | 5 bits | 6 bits |

add \$t0, \$s1, \$s2

| Special | \$s1 | \$s2 | \$tO | 0 | add |
|---------|-------|-------|-------|-------|--------|
| 0 | 17 | 18 | 8 | 0 | 32 |
| 000000 | 10001 | 10010 | 01000 | 00000 | 100000 |

 $00000010001100100100000000100000_2 = 02324020_{16}$

MIPS Reference Card



I-format

| ор | rs | rt | constant or address |
|--------|--------|--------|---------------------|
| 6 bits | 5 bits | 5 bits | 16 bits |

- 16-bit immediate number or address
 - rs: source or base address register
 - rt: destination or source register
 - Constant: -2¹⁵ to +2¹⁵ 1
 - Address: offset added to base address in rs
- Design Principle 4: Good design demands good compromises
 - Different formats complicate decoding, but allow 32-bit instructions uniformly
 - Keep formats as similar as possible



I-format Example 1

| ор | rs | rt | constant or address |
|--------|--------|--------|---------------------|
| 6 bits | 5 bits | 5 bits | 16 bits |

addi \$t0, \$s0, 4

| ор | \$s0 | \$tO | 4 |
|--------|-------|-------|----------------|
| 8 | 16 | 8 | 4 |
| 001000 | 10000 | 01000 | 00000000000100 |

 $0010001000001000000000000000100_2 = 22080004_{16}$



I-format Example 2

| ор | rs | rt | constant or address |
|--------|--------|--------|---------------------|
| 6 bits | 5 bits | 5 bits | 16 bits |

lw \$t0, 4(\$s0)

| ор | \$s0 | \$tO | 4 |
|--------|-------|-------|----------------|
| 23H | 16 | 8 | 4 |
| 100011 | 10000 | 01000 | 00000000000100 |

 $1000111000001000000000000000100_2 = 8E080004_{16}$



I-format Example 3

| ор | rs | rt | constant or address |
|--------|--------|--------|---------------------|
| 6 bits | 5 bits | 5 bits | 16 bits |

beq \$s0, \$t0, LOOP

| ор | \$s0 | \$tO | Relative Address |
|--------|-------|-------|------------------|
| 4 | 16 | 8 | Relative Address |
| 000100 | 10000 | 01000 | Relative Address |

LOOP = PC+4+Relative Address*4



J-format

| ор | address |
|--------|---------|
| 6 bits | 26 bits |

- Encode full address in instruction
- (Pseudo) Direct jump
 - Target address = PC[31:28] : (address × 4)



Target Addressing Example

- Loop code from earlier example
 - Assume Loop at location 00080000 (hex)

```
Loop: sll $t1, $s3, 2
                               0x00080000
                                                    19
                                                            2
                                                0
                                                                0
                                            0
      add $t1, $t1, $s6
                               0x00080004
                                                    22
                                                9
                                                        9
                                                               32
                                                            0
      lw $t0, 0($t1)
                               0x00080008
                                           35
                                                9
                                                            0
      bne $t0, $s5, Exit
                               0x0008000C
                                            5
                                                    21
                               0x00080010
                                            8
      addi $s3, $s3, 1
                                                19
                                                    19
            Loop
                               0x00080014
                                                     0020000
Exit: ...
                               0x00080018
```



Branching Far Away

- If branch target is too far to encode with 16-bit offset, assembler rewrites the code
- Example

```
beq $s0,$s1, L1

↓
bne $s0,$s1, L2
j L1
L2: ...
```

May jump anywhere by jr



Signed vs. Unsigned

- Signed comparison: slt, slti
- Unsigned comparison: sltu, sltui
- Example

 - slt \$t0, \$s0, \$s1 # signed
 -1 < +1 ⇒ \$t0 = 1</pre>
 - sltu \$t0, \$s0, \$s1 # unsigned
 - $+4,294,967,295 > +1 \Rightarrow $t0 = 0$



2's-Complement Signed Integers

- Bit 31 is sign bit
 - 1 for negative numbers
 - 0 for non-negative numbers
- Non-negative numbers have the same unsigned and 2s-complement representation
- Some specific numbers
 - 0: 0000 0000 ... 0000
 - —1: 1111 1111 ... 1111
 - Most-negative: 1000 0000 ... 0000
 - Most-positive: 0111 1111 ... 1111



Byte/Halfword Operations

- MIPS byte/halfword load/store
- Useful for string processing a common case1b rt, offset(rs)1h rt, offset(rs)
 - Sign extend to 32 bits in rt

```
lbu rt, offset(rs) lhu rt, offset(rs)
```

- Zero extend to 32 bits in rt
 sb rt, offset(rs) sh rt, offset(rs)
 - Store just byte/halfword

NOTE: reference card wrong



Sign Extension

- Needed when want to represent a number using more bits while preserving the numeric value
 - Positive or negative
- In MIPS instruction set
 - addi: extend immediate value
 - 1b, 1h: extend loaded byte/halfword
 - beq, bne: extend the displacement
 -
- Replicate the sign bit to the left
 - c.f. unsigned values: extend with 0s
- Examples: 8-bit to 16-bit
 - +2: 0000 0010 => 0000 0000 0000 0010
 - -2: 1111 1110 => 1111 1111 1111 1110



MIPS Addressing Mode

- How to get addresses?
 - Immediate Addressing
 - Register Addressing
 - Base Addressing
 - PC-relative addressing
 - Pseudodirect addressing



Immediate Addressing



- Operands are immediately provided in the instruction
- In I-type instructions
- Example
 - addi \$t0, \$s0, -1




Register Addressing



- All or some operands provided by register
 IDs directly
- Used in R-type and I-type instructions
- Example:
 - add \$t0, \$s0, \$s1
 - beq \$s0, \$s1, FUNCTION




Base Addressing



- Operands are provided by using base address of memory location
- Used in I-type
- Example
 - Iw \$t0, 32(\$s0)



PC-relative Addressing




- Operand relative to PC
- Used for near branch
 - Forward or backward
 - Target address = new PC + offset × 4
 - New PC = PC+4
- Example:
 - beq \$s0, \$s1, LESS (I-type)





Pseudodirect Addressing



- Operand is a pseudodirect address of PC
 - Encode full address in instruction
- (Pseudo) Direct jump addressing
 - Target address = $PC_{31...28}$: (address × 4)
- Used in J-type instructions
 - j and jal (there is another jump: jr, R-type)

