## UM-SJTU JOINT INSTITUTE Introduction to Computer Organization (VE370)

# PROJECT REPORT PROJECT 2

Name: Wu Yuhao ID:517370910119 Group: 17

Name: Zhong Xiaoxue ID:517370910076 Name: Jin Zhejian ID:517370910167

Date: 7 November 2019

## 1 Project Description

Model both single cycle and pipelined implementation of MIPS computer in Verilog that support a subset of MIPS instruction set including:

- · The memory-reference instructions load word (lw) and store word (sw)
- · The arithmetic-logical instructions add, addi, sub, and, andi, or, and slt
- · The jumping instructions branch equal (beq), branch not equal (bne), and jump (j)

Use Figure 1 as a top-level block diagram of your single cycle implementation and Figure 2 for the pipelined structure. Note: there may be some components and control signals omitted from the figures that you will have to add to support all instructions listed above. Forwarding should be implemented in the pipelined structure to handle data and control hazards. (source: Computer Organization and Design, by Patterson and Hennessy, Morgan Kaufmann Publishers).




Figure 1: Single cycle implementation of MIPS architecture




Figure 2: Pipelined implementation of MIPS architecture

## 2 Single-cycle

## 2.1 Verilog Code Realisation

The Verilog code with comments is given in the appendix. We divided the CPU into components of:

- 1. **Adder:** to add two numbers A and B. And we use adder in single-cycle processor to get next address (PC+4).
- 2. **Sign extension:** to extend a 16-bit input to a 32-bit output so that we can calculate the target address or use it as another input for ALU.
- 3. **Register:** to have an access to Register File so that content can be read from registers or written into registers.
- 4. **ALU control:** to output the 4-bit ALU control signal so that ALU can do the corresponding operation. With given ALUOp and function code, ALU control can give the 4-bit ALU control signal.
- 5. **ALU:** to do the corresponding operation with two 32-bit inputs and a 4-bit ALU control signal.
- 6. **Data Memory:** to have an access to Data Memory so that the processor can store data into data memory or read data from data memory.

- 7. **Instruction Memory:** to store instructions and with an input PC address, it can output the corresponding instruction.
- 8. **Control:** with the input instruction code, it can give the corresponding values of control signals that are needed in future stages (like MemRead, MemWrite, etc).
- 9. **Program Counter:** to have an access to PC register so that it can output the correct PC address in IF stage.
- 10. **N bit MUX:** to help choose the correct data depending on the control signal (used for branch instructions or choose rt/rd).

The main function "single\_cycle" wired all components according to Figure 1 and realized the whole single cycle process.

#### 2.2 Simulation Result and Discussion

For simulation, we use Vivado to write a simulation file "test single" which is shown below:

```
'timescale 1ns / 1ps
  'include "single_cycle.v"
 module single_cycle_tb;
      integer i = 0;
    // Inputs
    reg clk;
10
    // Instantiate the Unit Under Test (UUT)
    single_cycle uut (
      . clk (clk)
14
    );
15
16
    initial begin
17
     // Initialize Inputs
18
      c1k = 0;
19
          $dumpfile("single_cycle.vcd");
20
          $dumpvars(1, uut);
21
          $display("Texual result of single cycle:");
          $display("========="");
23
          #750;
24
          $stop;
25
    end
26
27
      always #10 begin
28
          display(Time: %d, CLK = %d, PC = 0x%H, i, clk, uut.PC_out);
29
          display("[$s0] = 0x\%H, [$s1] = 0x\%H, [$s2] = 0x\%H", uut.get_reg.
     register_memory [16],
          uut.get_reg.register_memory[17],
31
          uut.get_reg.register_memory[18]);
32
          display("[$s3] = 0x\%H, [$s4] = 0x\%H, [$s5] = 0x\%H", uut.get_reg.
     register_memory[19], uut.get_reg.register_memory[20], uut.get_reg.
     register_memory [21]);
```

```
display("[\$s6] = 0x\%H, [\$s7] = 0x\%H, [\$t0] = 0x\%H", uut.get_reg.
34
     register_memory [22], uut.get_reg.register_memory [23], uut.get_reg.
     register_memory [8]);
           $display("[$t1] = 0x%H, [$t2] = 0x%H, [$t3] = 0x%H", uut.get_reg.
     register_memory [9], uut.get_reg.register_memory [10], uut.get_reg.
     register_memory [11]);
           display("[$t4] = 0x\%H, [$t5] = 0x\%H, [$t6] = 0x\%H", uut.get_reg.
     register_memory[12], uut.get_reg.register_memory[13], uut.get_reg.
     register_memory [14]);
          display("[$t7] = 0x\%H, [$t8] = 0x\%H, [$t9] = 0x\%H", uut.get_reg.
     register_memory [15], uut.get_reg.register_memory [24], uut.get_reg.
     register_memory [25]);
          clk = clk;
          if (~clk) begin
39
              i = i + 1;
40
               $display("==
41
          end
42
      end
43
44 endmodule
```

The following is our simulation result for the single-cycle processor in Vivado. And from simulation, we can see that the single cycle processor successfully completed the instructions.

#### **Simulation Result:**

```
Texual result of single cycle:
3 Time:
                   0, CLK = 0, PC = 0 \times fffffffff
[\$s0] = 0x000000000, [\$s1] = 0x000000000, [\$s2] = 0x000000000
 [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
[\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000000
7 [\$t1] = 0x000000000, [\$t2] = 0x000000000, [\$t3] = 0x000000000
[\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
 [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                   0, CLK = 1, PC = 0 \times 000000000
10 Time:
[\$0] = 0x00000000, [\$s1] = 0x00000000, [\$s2] = 0x00000000
[\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
 [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000000
[\$t1] = 0x000000000, [\$t2] = 0x000000000, [\$t3] = 0x000000000
[\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
[\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
1, CLK = 0, PC = 0 \times 000000000
18 Time:
 [\$s0] = 0x000000000, [\$s1] = 0x000000000, [\$s2] = 0x000000000
  [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
 [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
[\$t1] = 0x000000000, [\$t2] = 0x000000000, [\$t3] = 0x000000000
[\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
[\$t7] = 0 \times 0000000000, [\$t8] = 0 \times 000000000, [\$t9] = 0 \times 000000000
                   1, CLK = 1, PC = 0x000000004
25 Time:
[\$s0] = 0x000000000, [\$s1] = 0x000000000, [\$s2] = 0x000000000
 [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
 [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
[\$t1] = 0x000000000, [\$t2] = 0x000000000, [\$t3] = 0x000000000
[\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
[\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x00000000
2, CLK = 0, PC = 0 \times 000000004
33 Time:
[\$s0] = 0x000000000, [\$s1] = 0x000000000, [\$s2] = 0x000000000
[\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
```

```
[\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
[\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x000000000
 [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
 [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                  2, CLK = 1, PC = 0 \times 000000008
  [\$s0] = 0x000000000, [\$s1] = 0x000000000, [\$s2] = 0x000000000
 [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
 [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
 [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
 [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
 [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
 ______
                  3, CLK = 0, PC = 0 \times 000000008
 Time:
   \$s0] = 0x00000020, [\$s1] = 0x00000000, [\$s2] = 0x00000000
 [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
 [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
[$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
 [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
 [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
 Time:
                  3, CLK = 1, PC = 0 \times 00000000
  [\$s0] = 0x00000020, [\$s1] = 0x00000000, [\$s2] = 0x00000000
   \$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
 [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
 [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
 [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
 [\$t7] = 0x000000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
 _____
                  4, CLK = 0, PC = 0 \times 00000000
 Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000000, [\$s2] = 0x00000000
 [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
 [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
[\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x000000000
 [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
 [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                  4, CLK = 1, PC = 0 \times 000000010
 [\$s0] = 0x00000037, [\$s1] = 0x00000000, [\$s2] = 0x000000000
   \$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
  [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
 [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
 [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                  5, CLK = 0, PC = 0x00000010
 Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000000, [\$s2] = 0x00000000
  [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
 [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
[\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x000000000
 [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
 [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                  5, CLK = 1, PC = 0x00000014
 [\$s0] = 0x00000037, [\$s1] = 0x00000000, [\$s2] = 0x000000000
   \$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
  [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
 [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
 [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
 [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x000000000
 _____
                  6, CLK = 0, PC = 0 \times 000000014
93 Time:
```

```
[\$s0] = 0x00000037, [\$s1] = 0x00000000, [\$s2] = 0x00000000
95 [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
  [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                   6, CLK = 1, PC = 0 \times 000000018
  [\$s0] = 0x00000037, [\$s1] = 0x00000000, [\$s2] = 0x000000000
  [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
  [\$6] = 0x00000000, [\$87] = 0x00000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
  ______
                   7, CLK = 0, PC = 0 \times 000000018
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0x00000000
110 [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
[\$s6] = 0x000000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                   7, CLK = 1, PC = 0 \times 00000001c
  [\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0x00000000
  [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
  [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  _____
                   8, CLK = 0, PC = 0 \times 00000001c
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0xfffffffe9
[\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
  [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                   8, CLK = 1, PC = 0 \times 000000020
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0xffffffe9
  [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
  [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x000000000
  9, CLK = 0, PC = 0 \times 000000020
  [\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0xfffffffe9
  [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
141 [$s6] = 0x000000000, [$s7] = 0x000000000, [$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                   9, CLK = 1, PC = 0 \times 000000024
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0xfffffffe9
  [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
[\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
[\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x000000000
| \{t4\} \} = 0 \times 000000000 , | \{t5\} \} = 0 \times 000000000 , | \{t6\} \} = 0 \times 0000000000 
151 [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
```

```
152
                  10, CLK = 0, PC = 0 \times 000000024
153 Time:
[\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0xfffffffe9
  [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
  [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
   t1 = 0x00000037, [t2] = 0x00000000, [t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
160 Time:
                  10, CLK = 1, PC = 0 \times 000000028
  [\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0xffffffe9
  [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
  [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  _____
                  11, CLK = 0, PC = 0x000000028
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0xfffffffe9
[\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
  [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                  11, CLK = 1, PC = 0 \times 00000002c
[\$s0] = 0x000000037, [\$s1] = 0x000000057, [\$s2] = 0xfffffffe9
  [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
[\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  _____
                  12, CLK = 0, PC = 0 \times 00000002c
183 Time:
[\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0xfffffffe9
[\$s3] = 0x000000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
[\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
   t4 = 0x00000000, [t5] = 0x00000000, [t6] = 0x00000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                  12, CLK = 1, PC = 0 \times 000000030
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0xffffffe9
  [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
  [\$6] = 0x00000000, [\$87] = 0x00000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  _____
  Time:
                  13, CLK = 0, PC = 0x00000030
[\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0xfffffffe9
[\$s3] = 0x000000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
[\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
   t4] = 0x000000000, [t5] = 0x000000000, [t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  Time:
                  13, CLK = 1, PC = 0x00000034
206 [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0xfffffffe9
[\$3] = 0x000000000, [\$4] = 0x000000000, [\$5] = 0x000000000
208 [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
209  [$t1] = 0 \times 000000037, [$t2] = 0 \times 000000000, [$t3] = 0 \times 000000000
```

```
[\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
[\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  _____
                  14, CLK = 0, PC = 0 \times 000000034
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
   \$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
  [\$6] = 0x00000000, [\$7] = 0x00000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x000000000
                  14, CLK = 1, PC = 0 \times 000000038
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
  [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
  [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
[\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
226 [$t7] = 0x000000000, [$t8] = 0x000000000, [$t9] = 0x000000000
  _____
                  15, CLK = 0, PC = 0 \times 000000038
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x000000000
   s3] = 0x00000000, [s4] = 0x00000000, [s5] = 0x00000000
  [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
  [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
                  15, CLK = 1, PC = 0 \times 00000003c
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
  [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
   \$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
[\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
[t7] = 0x000000000, [t8] = 0x000000000, [t9] = 0x000000000
  ______
                  16, CLK = 0, PC = 0 \times 00000003c
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
  [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
   \$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                  16, CLK = 1, PC = 0 \times 000000040
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
  [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
  [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
   t1 = 0x00000037, [t2] = 0x00000000, [t3] = 0x00000000
  [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
  [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
  ______
                  17, CLK = 0, PC = 0 \times 000000040
  [\$0] = 0x00000037, [\$1] = 0x00000037, [\$2] = 0x00000000
  [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
   \$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  Time:
                  17, CLK = 1, PC = 0 \times 000000044
[\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x000000000
[\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
```

```
[\$6] = 0x00000000, [\$7] = 0x00000000, [\$t0] = 0x000000020
269  [$t1] = 0x00000037, [$t2] = 0x000000000, [$t3] = 0x000000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                   18, CLK = 0, PC = 0 \times 000000044
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
  [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
  [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                   18, CLK = 1, PC = 0 \times 000000048
  Time:
   \$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x000000000
  [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
[\$6] = 0x00000000, [\$7] = 0x00000000, [\$t0] = 0x000000020
[t1] = 0x00000037, [t2] = 0x00000000, [t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  _____
                   19, CLK = 0, PC = 0 \times 000000048
  Time:
   \{s0\} = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
  [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x00000000
  [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                   19, CLK = 1, PC = 0 \times 00000004c
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
  [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x00000000
  [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
299  [$t1] = 0 \times 000000037, [$t2] = 0 \times 000000000, [$t3] = 0 \times 000000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                   20, CLK = 0, PC = 0 \times 00000004c
  Time:
303
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
  [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x00000000
  [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                   20, CLK = 1, PC = 0 \times 000000050
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
  [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x00000000
  [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
314  [$t1] = 0x00000037, [$t2] = 0x000000000, [$t3] = 0x000000000
315 [$t4] = 0x000000000, [$t5] = 0x000000000, [$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                   21, CLK = 0, PC = 0 \times 000000050
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
  [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
  [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
322  [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
323 [$t4] = 0x000000000, [$t5] = 0x000000000, [$t6] = 0x000000000
324  [$t7] = 0x000000000, [$t8] = 0x000000000, [$t9] = 0x000000000
                   21, CLK = 1, PC = 0x00000054
325 Time:
```

```
[\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
327  [$s3] = 0x00000020, [$s4] = 0x00000000, [$s5] = 0x00000000
  [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  22, CLK = 0, PC = 0x00000054
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
  [\$3] = 0x00000020, [\$4] = 0x00000000, [\$5] = 0x000000000
  [\$6] = 0x00000000, [\$7] = 0x00000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
   t7] = 0x000000000, [t8] = 0x000000000, [t9] = 0x000000000
  Time:
                  22, CLK = 1, PC = 0 \times 000000058
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
342  [$s3] = 0x00000020, [$s4] = 0x00000000, [$s5] = 0x00000000
343 [$s6] = 0x00000000, [$s7] = 0x00000000, [$t0] = 0x00000020
[$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  ______
                  23, CLK = 0, PC = 0x000000058
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
  [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x00000000
  [\$6] = 0x00000000, [\$87] = 0x00000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  Time:
                  23, CLK = 1, PC = 0 \times 00000005c
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
[\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x00000000
  [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                 _____
                  24, CLK = 0, PC = 0 \times 00000005c
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x000000000
  [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x000000000
  [\$6] = 0x00000000, [\$87] = 0x00000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
  [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x000000000
                  24, CLK = 1, PC = 0 \times 000000060
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
[\$3] = 0x00000020, [\$4] = 0x00000001, [\$5] = 0x00000000
373 [$s6] = 0x000000000, [$s7] = 0x000000000, [$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  ______
                  25, CLK = 0, PC = 0 \times 000000060
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
  [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x00000000
  [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
[\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
383  [$t4] = 0x000000000, [$t5] = 0x000000000, [$t6] = 0x000000000
```

```
384 [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                  25, CLK = 1, PC = 0x00000064
385 Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
  [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x00000000
  [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
   t1 = 0x00000037, [t2] = 0x00000000, [t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  ______
                  26, CLK = 0, PC = 0 \times 000000064
  Time:
  [\$0] = 0x00000037, [\$1] = 0x00000037, [\$2] = 0x00000000
  [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x00000000
  [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
   t1 = 0x00000037, [t2] = 0x00000000, [t3] = 0x00000000
  [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                  26, CLK = 1, PC = 0 \times 000000068
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
  [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x00000000
  [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  _____
                  27, CLK = 0, PC = 0 \times 000000068
  Time:
  [\$0] = 0x00000037, [\$1] = 0x00000037, [\$2] = 0x00000000
  [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x00000000
  [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
\{14 \ [\ t7\ ] = 0x00000000, \ [\ t8\ ] = 0x00000000, \ [\ t9\ ] = 0x000000000
415 Time:
                  27, CLK = 1, PC = 0 \times 00000006c
\{17, \{\$3\}\} = 0 \times 000000020, \{\$4\} = 0 \times 000000001, \{\$5\} = 0 \times 000000000
\{18, 5\} = 0x000000000, \{57\} = 0x000000000, \{510\} = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  _____
                  28, CLK = 0, PC = 0 \times 00000006c
  Time:
  [\$0] = 0x00000037, [\$1] = 0x00000037, [\$2] = 0x00000000
  [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x00000000
  [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
430 Time:
                  28, CLK = 1, PC = 0 \times 000000070
\{s_0\} = 0x_00000037, \{s_1\} = 0x_00000037, \{s_2\} = 0x_00000000
\{32 \mid \$3\} = 0 \times 000000020, \mid \$4\} = 0 \times 000000001, \mid \$5\} = 0 \times 000000000
\{s6\} = 0x00000000, \{s7\} = 0x00000000, \{st0\} = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                  29, CLK = 0, PC = 0 \times 000000070
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
440  [$s3] = 0x00000020, [$s4] = 0x00000001, [$s5] = 0x00000000
441 [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
```

```
[\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
443 [$t4] = 0x000000000, [$t5] = 0x000000000, [$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  Time:
                  29, CLK = 1, PC = 0 \times 000000074
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
   \$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x00000000
  [\$6] = 0x00000000, [\$7] = 0x00000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x000000000
  30, CLK = 0, PC = 0 \times 000000074
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
   \$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x00000000
  [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                  30, CLK = 1, PC = 0 \times 00000005c
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
   s3] = 0x00000020, [s4] = 0x00000001, [s5] = 0x00000000
  [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  _____
                  31. CLK = 0. PC = 0 \times 00000005c
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
  [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x00000000
  [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
472  [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
473 [$t4] = 0x000000000, [$t5] = 0x000000000, [$t6] = 0x000000000
\{t^2, t^3\} = 0x000000000, \{t^3\} = 0x00000000, \{t^4\} = 0x00000000
                  31, CLK = 1, PC = 0 \times 000000060
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
  [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x00000000
   \$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  ______
                  32, CLK = 0, PC = 0 \times 000000060
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
  [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x00000000
  [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                  32, CLK = 1, PC = 0 \times 000000064
  [\$0] = 0x00000037, [\$1] = 0x00000037, [\$2] = 0x00000037
  [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
   \$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  Time:
                  33, CLK = 0, PC = 0x00000064
499  [$s0] = 0x00000037, [$s1] = 0x00000037, [$s2] = 0x00000037
```

```
500 [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
[\$6] = 0x00000000, [\$7] = 0x00000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                 33, CLK = 1, PC = 0x00000068
  Time:
  [\$0] = 0x00000037, [\$1] = 0x00000037, [\$2] = 0x00000037
  [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x00000000
  [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
  34, CLK = 0, PC = 0 \times 000000068
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
[\$3] = 0x00000020, [\$4] = 0x00000000, [\$5] = 0x00000000
[\$6] = 0x00000000, [\$7] = 0x00000000, [\$t0] = 0x000000020
[t1] = 0x00000037, [t2] = 0x00000000, [t3] = 0x00000000
[\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                 34, CLK = 1, PC = 0 \times 00000006c
  Time:
  [\$0] = 0x00000037, [\$1] = 0x00000037, [\$2] = 0x00000037
  [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x00000000
  [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
524 [$t1] = 0x00000037, [$t2] = 0x000000000, [$t3] = 0x000000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  _____
                 35, CLK = 0, PC = 0 \times 00000006c
  [\$0] = 0x00000037, [\$1] = 0x00000037, [\$2] = 0x00000037
[\$3] = 0x00000020, [\$4] = 0x00000000, [\$5] = 0x000000000
[\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
532 [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
533 [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
534 [$t7] = 0x000000000, [$t8] = 0x000000000, [$t9] = 0x000000000
                 35, CLK = 1, PC = 0 \times 0000000
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
  [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x00000000
  [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  _____
                 36, CLK = 0, PC = 0 \times 0000000
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
[\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x00000000
[\$6] = 0x00000000, [\$7] = 0x00000000, [\$t0] = 0x000000020
547 [$t1] = 0x00000037, [$t2] = 0x000000000, [$t3] = 0x000000000
548 [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
549 [$t7] = 0x00000000, [$t8] = 0x00000000, [$t9] = 0x00000000
                 36, CLK = 1, PC = 0 \times 00000000
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
  [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x00000000
[\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
554  [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
[$t4] = 0x000000000, [$t5] = 0x000000000, [$t6] = 0x000000000
556 [$t7] = 0x000000000, [$t8] = 0x000000000, [$t9] = 0x000000000
```

## 3 Pipelined

### 3.1 Verilog Code Realisation

The Verilog code with comments is given in the appendix. For Pipelined Processor, the basic components are the same as the components for single-cycle process:

- 1. **Adder:** to add two numbers A and B. And we use adder in single-cycle processor to get next address (PC+4).
- 2. **Sign extension:** to extend a 16-bit input to a 32-bit output so that we can calculate the target address or use it as another input for ALU.
- 3. **Register:** to have an access to Register File so that content can be read from registers or written into registers.
  - There is a change for pipeline processor: since we need to display the content in SSD, thus we add an extra input and output to obtain the content in corresponding register represented by the switched on FPGA board.
- 4. **ALU control:** to output the 4-bit ALU control signal so that ALU can do the corresponding operation. With given ALUOp and function code, ALU control can give the 4-bit ALU control signal.
- 5. **ALU:** to do the corresponding operation with two 32-bit inputs and a 4-bit ALU control signal.
- 6. **Data Memory:** to have an access to Data Memory so that the processor can store data into data memory or read data from data memory.
- 7. **Instruction Memory:** to store instructions and with an input PC address, it can output the corresponding instruction.
- 8. **Control:** with the input instruction code, it can give the corresponding values of control signals that are needed in future stages (like MemRead, MemWrite, etc).
- 9. **Program Counter:** to have an access to PC register so that it can output the correct PC address in IF stage.
- 10. **N bit MUX:** to help choose the correct data depending on the control signal (used for branch instructions or choose rt/rd).

And we add some additional components to deal with some data/control hazard:

- 1. **Forwarding:** to forward the correct data for operation in case of WAR (write after read)so that some cases of data hazard will be solved without adding bubbles. By comparison of rs, rt and rd in (ID for beq/bne) EX, MEM, WB stages, it will output a control signal for forward mux to choose correct data.
- 2. **Forward Mux:** to choose the correct data among three data with the control signal output from forwarding unit.
- 3. **Hazard Detection:** to detect control/data hazard in ID stage. And if hazard appears, a bubble will be inserted into ID stage.

- 4. **Pipe write:** to push the data/ control signals in one stage to the next future stage. (And for IF/ID register, a control signal IF\_write or IF\_Flush will control the component, if one of the two signal is zero, then the data pushed into ID stage will be all zero.)
- 5. **ID\_EX Pipeline:** similar function as pipe\_write, just to push all needed data/signal into next EX stage.

And to realize SSD drive, there are also some extra components added in the pipeline processor:

- 1. **Clock Divider:** to divide the input clock (from FPGA board) into a lower frequency clock. And the output clock will be used for SSD display.
- 2. **Ring Counter:** to change the digit on SSD periodically.

The main function "pipeline" wired all components according to Figure 2 and realized the whole process with given instructions. The RTL Implementation is shown as below:




Figure 3: Pipelined RTL Implementation

#### 3.2 Control and Data Hazard Detection and Solution

As data/control hazard is a critical problem for pipeline processor, in this part, we will explain our code for control/data hazard in detail.

In pipeline processors, there exist some hazard due to the adjacent instructions which may cause wrong outputs, such as (lw \$t0, 0(\$t1), and \$s0, \$t0, \$t2). To avoid such cases, the pipelined process needs a hazard detection in **ID** stage.

Our group write a hazard detection unit including both data and control hazard detection. (Note: the rule for hazard detection in our program is a little different from the method shown in the slide: if a hazard is detected, then we will insert bubble in ID stage instead of in EX stage.)

#### 3.2.1 Hazard Detection

Pipeline HazardDetection.v

```
module HazardDtection(
//input IF_instruction,
input clk,
input bne,
input branch,
input jump,
```

```
input ID_MemRead,
       input ID_RegWrite,
       input EX_MemRead,
9
       input [4:0] EX<sub>-</sub>Rt,
10
       input [4:0] ID_Rt,
11
       input [4:0] ID_Rd,
       input [4:0] IF_Rs,
       input [4:0] IF_Rt,
14
       output IF_Write,
15
       output PC_Write
16
       );
17
18
   reg PCtem;
19
           reg IFIDtem;
20
            initial begin
                PCtem <= 1;
23
                IFIDtem <=1;
24
25
           end
```

Output **PC**\_**Write** and **IF**\_**Write** will control the PC Register and IF/IF pipeline register. If **PC**\_**Write=0**, the PC address will be hold, or it will load next PC address.

And if **IF**\_**Write=1**, the IF/ID pipeline register will push data in IF stage into ID stage, otherwise, the instruction pushed into ID stage is 0x00000000, which indicates a bubble inserted into ID stage. (PC\_Write and IF\_Write always happen at the same time.)

1. Case 1: lw in ID stage, and destination register of lw is also the source register for instruction in IF stage. (e.g.:lw \$t0, 0(\$t1), add \$s0, \$t0, \$t2)

```
always@(posedge clk)

begin

if (ID_MemRead && ((ID_Rt==IF_Rs) | (ID_Rt==IF_Rt))&&(branch

==0)&&(jump==0)&&(bne==0))

begin

PCtem <=0;

IFIDtem <=0;

end
```

2. Case 2: beq or bne in IF stage, and the destination register of lw instruction in EX stage is also a source register for beq/bne in ID stage. (e.g.:add \$t0, \$t1; \$t2, addi \$t3, \$t3, 0; beq \$t0, \$t1, EXIT)

Since beq/bne should be solved in ID stage, and the needed register (MEM stage now)is still not be overwritten.

3. Case 3: beq or bne in IF stage, and the destination register of instruction in ID stage is also a source register for beq/bne in ID stage. (e.g.:add \$t0, \$t1; beq \$t0, \$t1, EXIT)

And for I-type instruction, destination register is ID\_rt and for R-type, destination register is ID\_rd.

```
//I/lw and adjacent beq
else if ((bne | | branch) && ID_RegWrite&& ((ID_Rt==IF_Rs&& IF_Rs
!=0) | (ID_Rt==IF_Rt&& IF_Rt !=0))&&(jump==0))

begin

PCtem <=0;
IFIDtem <=0;
end
// r-type and adjacent beq
else if ((bne | | branch) && ID_RegWrite && ((ID_Rd==IF_Rs&&IF_Rs
!=0) | (ID_Rd==IF_Rt&& IF_Rt !=0))&&(jump==0))

begin

PCtem <=0;
IFIDtem <=0;
end
else
```

4. Case 4: Without any hazard, then PC\_Write = 1 and IF\_Write = 1.

```
begin

PCtem <=1;

IFIDtem <=1;

end

end

assign IF_Write=IFIDtem;

assign PC_Write=PCtem;

endmodule</pre>
```

#### 3.2.2 Hazard Solution: Forwarding

To solve some cases of data hazard, we can use forwarding unit. Thus, these cases of data hazard are not included in hazard detection part. Pipeline\_forwarding.v

```
module forwarding (
      input beq,
      input bne,
      input [4:0] ID_rs,
      input [4:0] ID_rt,
      input EM_RW,
      input MWRW,
      input MEM_MemWrite,
      input [4:0] EM_Rd,
      input [4:0] IE_Rs,
10
      input [4:0] IE_Rt,
      input [4:0] MW_Rd,
      output [1:0] beqA,
13
      output [1:0] beqB,
14
      output [1:0] ForwardA,
15
      output [1:0] ForwardB,
16
      output sw_src
17
19
      );
20
reg [1:0] tmpA, tmp_beqA;
22 reg [1:0] tmpB, tmp_beqB;
reg temp_sw_src;
24 initial begin
      tmp\_beqA <= 0;
25
      tmp\_beqB <= 0;
```

```
tmpA <=0;
tmpB <=0;
temp_sw_src <=0;
end</pre>
```

ForwardA and ForwardB are the control signals for the muxes to choose inputs of ALU in EX stage. beqA and beqB are the control signals of the muxes to choose data for comparison. And sw\_src is the control signal to choose the store data in Data Memory for instruction sw.

1. Case 1: Content in destination register for instruction in EX/MEM stage is a source register for beq/bne. (e.g. add \$t0, \$t1, \$t2; beq \$s0, \$t0, EXIT).

```
always@(*)
2 begin
3 if (EM_RW && (EM_Rd!=0) && (EM_Rd==ID_rs)&& (bne | | beq))
      tmp_beqA <= 2'b10;
    end
6
7 else if ((bne | | beq)&&(MWRW && (MW.Rd!=0) && (MW.Rd==ID_rs))&& ~(EM.RW
     && (EM_Rd!=0) && (EM_Rd==IE_Rs))
    begin
      tmp_beqA <= 2'b01;
9
    end
10
11 else
    begin
12
      tmp_beqA <= 2'b00;
13
15 if (EM.RW && (EM.Rd!=0) && (EM.Rd==ID_rt)&& (bne | | beq))
16
                 tmp_beqB <= 2'b10;
17
18
           end
      else if ((bne | | beq) &&(MWRW && (MW_Rd!=0) && (MW_Rd==ID_rt)) && ~(
19
     EMRW && (EM_Rd!=0) && (EM_Rd==IE_Rs)))
           begin
20
                 tmp\_beqB \le 2'b01;
           end
22
      else
23
           begin
24
                 tmp_beqB \le 2'b00;
           end
```

2. Case 2: Due to the different condition for readReg and writeReg, it may be possible that WAR (write after read) will happen, which will cause an incorrect data to be stored in Data Memory. And to avoid such case, we need to use a signal to select the correct data for sw.

```
if (MEM_MemWrite && MWRW &&(EM_Rd==MW_Rd))
    begin
    temp_sw_src <=1'b1;
end
selse
begin
temp_sw_src <=1'b0;
end</pre>
```

3. Case 3: Content in destination register for instruction in MEM/WB stage is input for ALU (EX stage). (e.g. add \$t0, \$t1, \$t2; sub \$s0, \$t0, \$t1).

```
if (EM_RW && (EM_Rd!=0) && (EM_Rd==IE_Rs))
    begin
      tmpA < =2'b10;
3
s else if ((MWRW && (MWRd!=0) && (MWRd==IE_Rs))&& ~(EMRW && (EM_Rd
      !=0) \&\& (EM_Rd==IE_Rs))
    begin
6
      tmpA < =2'b01;
7
    end
8
9 else
    begin
10
      tmpA <= 2'b00;
13
14 if (EM_RW && (EM_Rd!=0) && (EM_Rd==IE_Rt))
    begin
15
      tmpB < =2'b10;
16
    end
17
18 else if ((MWRW && (MWRd!=0) && (MWRd==IE_Rt))&& ~(EMRW && (EM_Rd
      !=0) \&\& (EM_Rd==IE_Rt)))
    begin
19
      tmpB < =2'b01;
20
21
    end
22 e1se
    begin
23
      tmpB < =2'b00;
24
    end
25
26 end
28 assign beqA=tmp_beqA;
29 assign beqB=tmp_beqB;
30 assign ForwardA=tmpA;
assign ForwardB=tmpB;
32 assign sw_src=temp_sw_src;
33 endmodule
```

#### 3.3 Simulation Result and Discussion

We used Vivado to write a simulation file which is shown below:

```
'timescale 1ns / 1ps
2 module test_pipe;
3 parameter half_period = 1;
    reg clk, reset = 0;
    pipeline pipeline1(clk, reset);
   initial begin
    c1k <= 1'b0;
    end
    always
10
    begin
     #half_period clk = ~clk;
        display(Time: %d, ClK = %b, PC = 0x%h, ", time, clk, test_pipe.
13
     pipeline1.PC_out);
         display("[$s0] = 0x\%h, [$s1] = 0x\%h, [$s2] = 0x\%h",
14
                           test_pipe.pipeline1.get_reg.register_memory[16],
15
                          test_pipe.pipeline1.get_reg.register_memory[17],
16
                          test_pipe.pipeline1.get_reg.register_memory[18]);
```

```
display("[$s3] = 0x\%h, [$s4] = 0x\%h, [$s5] = 0x\%h", test_pipe.
     pipeline1.get_reg.register_memory[19],
                                        test_pipe.pipeline1.get_reg.
19
     register_memory [20],
                                       test_pipe.pipeline1.get_reg.
20
     register_memory [21]);
     display("[$s6] = 0x\%h, [$s7] = 0x\%h, [$t0] = 0x\%h", test_pipe.
21
     pipeline1.get_reg.register_memory[22],
                                                        test_pipe.
     pipeline1.get_reg.register_memory[23],
                                                        test_pipe.
23
     pipeline1 . get_reg . register_memory [8]);
     display("[$t1] = 0x\%h, [$t2] = 0x\%h, [$t3] = 0x\%h", test_pipe.
24
     pipeline1.get_reg.register_memory[9],
25
     test_pipe.pipeline1.get_reg.register_memory[10],
26
     test_pipe . pipeline1 . get_reg . register_memory [11]);
      display("[$t4] = 0x\%h, [$t5] = 0x\%h, [$t6] = 0x\%h", test_pipe.
     pipeline1.get_reg.register_memory[12],
                       test_pipe.pipeline1.get_reg.register_memory[13],
                    test_pipe.pipeline1.get_reg.register_memory[14]);
29
     display("[$t7] = 0x\%h, [$t8] = 0x\%h, [$t9] = 0x\%h", test_pipe.
30
     pipeline1.get_reg.register_memory[15],
31
                  test_pipe.pipeline1.get_reg.register_memory[24],
32
                  test_pipe.pipeline1.get_reg.register_memory[25]);
33 if (~clk) $display("
     34
   initial begin
   );
   #41 $stop;
37
   end
38
39 endmodule
```

The following is the simulation result of the pipelined processor. We can see that the simulation result is the same as single-cycle processor, but takes much shorter time.

#### 4 SSD Realization

For demonstration on FPGA board, we also write the code for SSD driver in the pipeline processor as a part in pipeline.v:

```
module pipeline (
clk, reset, C, AN, clock, reg_switch, PC_switch
);
input clk, reset, clock, PC_switch;
input [4:0] reg_switch;
output reg [6:0] C;
output [3:0] AN;
wire [31:0] Q2;
initial begin
C=7'b1111111;
end
```

```
12
   // code for pipeline processor is omitted.
13
14
   Registers get_reg(
      .read_register_1 (ID_instruction[25:21]),
15
      .read_register_2 (ID_instruction[20:16]),
16
      . switch (reg_switch),
      .regWrite(WB_RegWrite),
18
      .write_register(WB_rd),
19
      . write_data (write_data),
20
      .read_data_1 (ID_read1),
      .read_data_2(ID_read2),
      . clk (clk),
23
24
      .Q2(Q2)
25
 );
  //SSD
26
     wire clock_d;
27
28
     reg [3:0] Q;
29
     clock_divider clock1(clock_d, clock, reset);
30
     ring_counter ring(AN, clock_d, reset);
32
33
   wire [31:0] ssd_out;
34
     // here only needs to use 4 hexo numbers because first 4 numbers must be
35
      0 for the small instruction value
  assign ssd_out = (PC_switch)? PC_out:Q2;
36
37
     always @ (*) begin
38
          if (AN == 4'b1110) Q \le ssd_out[3:0];
          else if (AN == 4'b1101) Q \le ssd_out[7:4];
40
          else if (AN == 4'b1011) Q \le ssd_out[11:8];
41
          else if (AN == 4'b0111) Q \le ssd_out[15:12];
42
43
     end
     // ssd numbers
44
    always @ (*) begin
45
          case (Q)
46
              4'h0: C = 7'b1000000;
47
              4'h1: C = 7'b1111001;
48
              4'h2: C = 7'b0100100;
49
              4'h3: C = 7'b0110000;
              4'h4: C = 7'b0011001;
51
              4'h5: C = 7'b0010010;
              4'h6: C = 7'b0000010;
              4'h7: C = 7'b11111000;
              4'h8: C = 7'b00000000;
55
              4'h9: C = 7'b0010000;
56
              4'ha: C = 7'b0001000;
57
              4'hb: C = 7'b0000011;
              4'hc: C = 7'b1000110;
59
              4'hd: C = 7'b0100001;
60
              4'he: C = 7'b0000110;
              4'hf: C = 7'b0001110;
62
              default: C = 7'b11111111;
63
          endcase
64
65
     end
 endmodule
```

And the following lists the usage of every variable:

- clk: a clock control for the pipeline processor;
- **reset:** if reset = 1, then PC will be reset to zero, and pipeline processor begins at the first instruction;
- C: a 7-bit output to determine the number shown on SSD;
- AN: a 4-bit output to control whether digit to shown for SSD on FPGA board;
- clock: a clock from FPGA board for SSD display (and will be divided into a lower frequency);
- reg\_switch: a 5-bit input to determine which register to be displayed by SSD;
- **PC\_switch:** if PC\_switch = 1, then SSD will show the PC address, otherwise, it will display contents of registers;
- Q2: a 31-bit wire to save the content in the corresponding register represented by reg\_switch;
- **ssd\_out:** a 31-bit wire to save the content to be displayed by SSD (whether it saves the PC address or the content in register depending on the value of PC\_switch).

And in order to get the content in the register represented by reg\_switch, we change a bit in Registers.v and add an extra input (reg\_switch) and output (Q2) so that we can have an access to Register File.

## 5 Appendix

## 5.1 Single-cycle

single\_cycle.v

```
'ifndef MODULE_SINGLE_CYCLE
<sup>2</sup> 'define MODULE_SINGLE_CYCLE
3 'include "adder.v"
4 'include "ALU_control.v"
5 'include "ALU.v"
6 'include "control.v"
7 'include "data_memory.v"
8 'include "instruction_memory.v"
9 'include "program_counter.v"
'include "register.v"
"include "sign_extension.v"
'include "Mux_N_bit.v"
module single_cycle(clk, reset);
      input clk;
15
      input reset;
      // Input PC Signals
17
      wire [31:0] PC_in, PC_out, PC_plus_four;
      // Instructions memory signals
19
      wire [31:0] Instructions;
      // Regsiter signals
      wire [31:0] write_data, reg_read_data_1, reg_read_data_2;
      wire [4:0] write_address;
```

```
// ALU
24
       wire [31:0] ALU_a, ALU_b, ALU_out;
25
       wire [3:0] ALU_control;
26
      wire output_zero;
27
      assign ALU_a = reg_read_data_1;
       // D-mem
      wire [31:0] D_MEM_read_data;
30
      // Control
31
    wire RegDst, Jump, Branch, MemRead, MemtoReg, MemWrite, ALUSrc, RegWrite;
32
    wire [1:0] ALUOp;
33
    wire [3:0] ALU_control_out;
34
      // Branch
35
      wire [31:0] extended_imm, shifted_imm, branch_result, branch_out;
      wire branch_mux;
37
      assign branch_mux = output_zero & Branch;
38
      // Jump
39
      wire [31:0] jump_addr;
40
       // PC + 4[31:28]
41
      assign jump_addr = {PC_plus_four[31:28], Instructions[25:0], 2'b0};
42
      assign branch_out = PC_plus_four + (extended_imm << 2);</pre>
43
       // Connect PC
      program_counter PC(
45
           .PC_in(PC_in),
46
           . PC_out(PC_out),
47
           .reset(reset),
48
           .clk(clk)
49
      );
50
      // Calculate PC + 4
51
      adder add_PC_by_four(
           .a(PC_out),
53
           .b(32'b0100),
54
           .sum(PC_plus_four)
55
56
      // Get instruction
57
      instruction_memory get_ins(
58
           . address (PC_out),
           . instruction (Instructions)
60
      );
61
      // Read Register
62
      Registers get_reg(
63
           .read_register_1 (Instructions [25:21]),
64
           .read_register_2 (Instructions [20:16]),
65
           .regWrite(RegWrite),
           . write_register (write_address),
           . write_data ( write_data ),
68
           .read_data_1 (reg_read_data_1),
69
           .read_data_2 (reg_read_data_2),
70
           . clk ( clk )
71
      );
      // ALU
73
      ALU alu(
74
           . ALUCtrl (ALU_control_out),
           .a(ALU_a),
76
           .b(ALU_b),
77
           . ALU_result(ALU_out),
78
           .zero(output_zero)
      );
80
      // Control
```

```
Control con(
82
            .op_code(Instructions[31:26]),
83
            . RegDst (RegDst),
84
            . Branch (Branch),
            . Jump (Jump),
            . MemRead (MemRead),
            . MemtoReg (MemtoReg),
88
            . MemWrite (MemWrite),
89
            . ALUSrc (ALUSrc),
90
            . RegWrite (RegWrite),
            . \, ALUOp(\,ALUOp) \,
92
       );
93
       // ALU control
       ALU_control alu_ctrl(
95
            . funct(Instructions [5:0]),
96
            . ALUOp(ALUOp),
97
            . ALUCtrl(ALU_control_out)
98
       );
       // Sign Extension
100
       sign_extension sign_ext(
            . shortInput (Instructions [15:0]),
            .longOutput(extended_imm)
103
       );
104
       // Data memory
105
       data_memory dm(
            .clk(clk),
107
            . MemRead (MemRead),
108
            . MemWrite (MemWrite),
            . address (ALU_out),
            . write_data (reg_read_data_2),
            .read_data(D_MEM_read_data)
       );
113
114
       // Mux
115
       Mux_N_bit#(5) mux_select_write_reg(
116
            . in1 (Instructions [20:16]),
            . in 2 (Instructions [15:11]),
            . select (RegDst),
119
            .out(write_address)
120
       );
       Mux_N_bit #(32) mux_select_ALU_in(
            .in1(reg_read_data_2),
            .in2(extended_imm),
            . select (ALUSrc),
            . out (ALU_b)
126
       );
       assign write_data = (MemtoReg == 1'b0) ? ALU_out:D_MEM_read_data;
128
       Mux_N_bit#(32) mux_select_PC_one(
            .in1(PC_plus_four),
130
            .in2(branch_out),
            . select (branch_mux),
            .out(branch_result)
       );
134
       assign PC_in = (Jump == 1'b0) ? branch_result:jump_addr;
  endmodule
  'endif
```

adder.v

#### ALU\_control.v

```
'ifndef MODULE_ALU_CONTROL
  'define MODULE_ALU_CONTROL
3 'timescale 1ns / 1ps
4 module ALU_control(
      funct, ALUOp, ALUCtrl
      input [5:0] funct;
      input [1:0] ALUOp;
      output [3:0] ALUCtrl;
      reg [3:0] ALUCtrl;
10
      always @ (funct or ALUOp)
      begin
12
          case (ALUOp)
13
              2'b00: assign ALUCtrl = 4'b0010;
14
              2'b01: assign ALUCtrl = 4'b0110;
15
              2'b10:
                   begin
17
                       if (funct == 6'b100000)
                                                      assign ALUCtrl = 4'b0010;
18
                       else if (funct == 6'b100010) assign ALUCtrl = 4'b0110;
19
                       else if (funct == 6'b100100) assign ALUCtrl = 4'b0000;
                       else if (funct == 6'b100101) assign ALUCtrl = 4'b0001;
                       else if (funct == 6'b101010) assign ALUCtrl = 4'b0111;
                   end
              2'b11:
25
                   assign ALUCtrl = 4'b0000;
          endcase
26
      end
27
28 endmodule
29 'endif
```

#### ALU.v

```
'ifndef MODULE ALU
'define MODULE ALU
'timescale 1ns / 1ps

module ALU(

ALUCtrl, a, b, zero, ALU_result

);

input [3:0] ALUCtrl;

input [31:0] a, b;

output zero;

output [31:0] ALU_result;
```

```
reg zero;
11
12
      reg [31:0] ALU_result;
      always @ (a or b or ALUCtrl)
13
      begin
14
           case (ALUCtrl)
15
               4'b0000:
               begin
17
                    assign ALU_result = a & b;
18
                    assign zero = (a \& b == 0) ? 1:0;
19
               end
20
               4'b0001:
               begin
                    assign ALU_result = a | b;
                    assign zero = (a | b == 0) ? 1:0;
24
               end
25
               4'b0010:
26
               begin
27
                    assign ALU_result = a + b;
28
                    assign zero = (a + b == 0) ? 1:0;
29
30
               4'b0110:
31
32
               begin
                    assign ALU_result = a - b;
33
                    assign zero = (a == b) ? 1:0;
34
35
               end
               4'b0111:
36
               begin
37
                    assign ALU_result = (a < b) ? 1:0;
38
                    assign zero = (a < b) ? 0:1;
               end
40
               default:
41
               begin
42
43
                    assign ALU_result = a;
                    assign zero = (a == 0) ? 1:0;
44
45
           endcase
46
      end
48 endmodule
49 'endif
```

#### control.v

```
'ifndef MODULE_CONTROL
<sup>2</sup> 'define MODULE_CONTROL
3 'timescale 1ns / 1ps
4 module Control (
                    [5:0]
      input
                             op_code,
      output reg
                             ALUOp,
                    [1:0]
                    RegDst,
      output reg
                    Jump,
                    Branch,
                    MemRead,
10
11
                    MemtoReg,
12
                    MemWrite,
                    ALUSrc,
                    RegWrite
14
15
 );
16
  initial begin
```

```
RegDst
                         = 1'b0;
18
                         = 1'b0;
19
           Jump
           Branch
                         = 1'b0;
20
                         = 1'b0;
           MemRead
           MemtoReg
                         = 1'b0;
22
                         = 1'b0;
           MemWrite
23
           ALUSrc
                         = 1'b0;
24
                         = 1'b0;
           RegWrite
25
                         = 2'b00;
           ALUOp
26
27
      end
28
      always @ (op_code) begin
29
           case (op_code)
30
31
                6'b000000: begin // R-type
                     RegDst
                                  <= 1'b1;
32
                    Jump
                                   <= 1'b0;
33
                                   <= 1'b0;
                     Branch
34
                    MemRead
                                   <= 1'b0;
35
                    MemtoReg
                                   <= 1'b0;
36
                    MemWrite
                                   <= 1'b0;
37
                                   <= 1'b0;
                     ALUSrc
                                   <= 1'b1;
                     RegWrite
39
                    ALUOp
                                   <= 2'b10;
40
41
                end
                6'b000010: begin // j
42
                    RegDst
                                  <= 1'b1;
43
                    Jump
                                   <= 1'b1;
44
                     Branch
                                   <= 1'b0;
45
                                   <= 1'b0;
46
                    MemRead
                    MemtoReg
                                   <= 1'b0;
47
                    MemWrite
                                   <= 1'b0;
48
                    ALUSrc
                                   <= 1'b0;
49
50
                    RegWrite
                                   <= 1'b0;
51
                    ALUOp
                                   <= 2'b10;
         end
52
                6'b000100: begin // beq
53
                                  <= 1'b1;
                     RegDst
54
                    Jump
                                   <= 1'b0;
55
                     Branch
                                   <= 1'b1;
56
                                   <= 1'b0;
57
                    MemRead
                    MemtoReg
                                   <= 1'b0;
58
                                   <= 1'b0;
                    MemWrite
59
                                   <= 1'b0;
                    ALUSrc
60
                                   <= 1'b0;
61
                     RegWrite
                    ALUOp
                                   <= 2'b01;
62
                end
63
                6'b000100: begin // bne
64
                    RegDst
                                   <= 1'b1;
65
                     Jump
                                   <= 1'b0;
66
                     Branch
                                   <= 1'b0;
67
                                   <= 1'b0;
                    MemRead
68
                                   <= 1'b0;
                    MemtoReg
69
                    MemWrite
                                   <= 1'b0;
70
                                   <= 1'b0;
                    ALUSrc
71
                     RegWrite
                                   <= 1'b0;
72
73
                    ALUOp
                                   <= 2'b01;
74
                end
                6'b001000: begin // addi
75
```

```
RegDst
                                    <= 1'b0;
76
                                    <= 1'b0;
77
                      Jump
                      Branch
                                    <= 1'b0;
78
                                    <= 1'b0;
                     MemRead
79
                     MemtoReg
                                    <= 1'b0;
80
                                    <= 1'b0;
                     MemWrite
81
                      ALUSrc
                                    <= 1'b1;
82
                                    <= 1'b1;
                     RegWrite
83
                                    <= 2'b00;
                     ALUOp
84
                 end
85
                 6'b001100: begin // andi
86
                                    <= 1'b0;
                     RegDst
87
                                    <= 1'b0;
                     Jump
                                    <= 1'b0;
                      Branch
89
                     MemRead
                                    <= 1'b0;
90
                     MemtoReg
                                    <= 1'b0;
91
                                    <= 1'b0;
                     MemWrite
92
                      ALUSrc
                                    <= 1'b1;
93
                      RegWrite
                                    <= 1'b1;
94
                     ALUOp
                                    <= 2'b11;
95
                 end
                 6'b100011: begin // lw
97
                      RegDst
                                    <= 1'b0;
98
                     Jump
                                    <= 1'b0;
99
100
                     Branch
                                    <= 1'b0;
                     MemRead
                                    <= 1'b1;
101
                                    <= 1'b1:
                     MemtoReg
102
                                    <= 1'b0;
                     MemWrite
103
                                    <= 1'b1;
104
                     ALUSrc
                     RegWrite
                                    <= 1'b1;
105
                     ALUOp
                                    <= 2'b00;
106
          end
107
                 6'b101011: begin // sw
108
                      RegDst
                                    <= 1'b0;
109
                                    <= 1'b0;
                     Jump
                                    <= 1'b0;
                      Branch
                                    <= 1'b0;
                     MemRead
112
                     MemtoReg
                                    <= 1'b0;
113
                     MemWrite
                                    <= 1'b1;
114
115
                     ALUSrc
                                    <= 1'b1;
                      RegWrite
                                    <= 1'b0;
116
                                    <= 2'b00;
                     ALUOp
          end
118
119
                 default: ;
120
            endcase
       end
124 endmodule
125 'endif
```

#### data\_memory.v

```
'ifndef MODULE.DATA.MEMORY
'define MODULE.DATA.MEMORY
'timescale 1ns / 1ps
module data_memory (
input clk,
input MemRead,
```

```
MemWrite,
                [31:0]
                         address,
      input
                         write_data,
      output
                [31:0]
                         read_data
10
11
 );
                         size = 64; // size of data register_memory
      parameter
                         i;
      integer
13
      wire
                [31:0]
                         index;
14
                [31:0]
                        register_memory [0: size -1];
15
      reg
16
      assign index = address >> 2; // address/4
17
      initial begin
18
           for (i = 0; i < size; i = i + 1)
               register_memory[i] = 32'b0;
20
           // read_data = 32'b0;
      end
      always @ ( posedge clk ) begin
23
           if (MemWrite == 1'b1) begin
24
25
               register_memory[index] = write_data;
      end
28 endmodule
29 'endif
```

#### instruction\_memory.v

```
'ifndef MODULE_INSTRUCTION_MEMORY
<sup>2</sup> 'define MODULE_INSTRUCTION_MEMORY
3 module instruction_memory (
                   [31:0] address,
      input
      output
                   [31:0] instruction
5
 );
6
      parameter size = 128;
      // initialize memory
      reg [31:0] memory [0: size -1];
      // clear all memory to nop
10
      initial begin
          for (i = 0; i < size; i = i + 1)
               memory [i] = 32'b0;
13
          // include the instruction_memory
14
           'include "InstructionMem_for_P2_Demo_updated.txt"
15
17
      // Output the menmory at address
      assign instruction = memory[address >> 2];
19 endmodule
20 'endif
```

#### program\_program\_counter.v

```
'ifndef MODULE.PC
'define MODULE.PC
'timescale 1ns / 1ps

module program_counter(

PC_in, PC_out, reset, clk

);

input [31:0] PC_in;

output [31:0] PC_out;

input reset, clk;

reg [31:0] PC_out;

initial begin
```

```
PC_{out} = -4;
12
       end
13
       always @(posedge clk)
14
       begin
15
            if (reset)
                 begin
                      PC_{out} \ll 32'b0;
18
19
            else PC_{out} \leq PC_{in}[31:0];
       end
22 endmodule
23 'endif
```

#### register.v

```
'ifndef MODULE_REGISTERS
  'define MODULE_REGISTERS
  'timescale 1ns / 1ps
 module Registers (
      input
                 clk, regWrite,
                  [4:0] read_register_1, read_register_2,
      input
      input
                   [4:0]
                           write_register,
      input
                   [31:0] write_data,
                   [31:0] read_data_1, read_data_2
      output
10
11
  );
    parameter size = 32;
                                   // 32-bit CPU, $0 - $31
      reg [31:0] register_memory [0: size -1];
13
      integer i;
14
      initial begin
16
17
          for (i = 0; i < size; i = i + 1)
              register_memory[i] = 32'b0;
18
      assign read_data_1 = register_memory[read_register_1];
20
      assign read_data_2 = register_memory[read_register_2];
      always @(negedge clk) begin
          if (regWrite == 1)
23
              register_memory[write_register] <= write_data;</pre>
24
26 endmodule // registers
27 'endif
```

#### sign\_extension.v

Mux\_N\_bit.v

```
'ifndef MODULE_Mux

'define MODULE_Mux

module Mux_N_bit(in1,in2,out,select);

parameter N = 32;

input [N-1:0] in1,in2;

input select;

output [N-1:0] out;

assign out = select?in2:in1;

endmodule

'endif

'
```

#### Simulation Result:

```
Texual result of single cycle:
0, CLK = 0, PC = 0 \times fffffffff
\{s_0\} = 0x00000000, [s_1] = 0x00000000, [s_2] = 0x00000000
[\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
[\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000000
7 [\$t1] = 0x000000000, [\$t2] = 0x000000000, [\$t3] = 0x000000000
[$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
9 [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                  0, CLK = 1, PC = 0 \times 000000000
10 Time:
[\$0] = 0x00000000, [\$s1] = 0x00000000, [\$s2] = 0x00000000
[\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
[\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000000
[$t1] = 0x000000000, [$t2] = 0x000000000, [$t3] = 0x00000000
[\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
[\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
1, CLK = 0, PC = 0x00000000
[\$s0] = 0x000000000, [\$s1] = 0x00000000, [\$s2] = 0x00000000
[\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
[\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
 [\$t1] = 0x00000000, [\$t2] = 0x00000000, [\$t3] = 0x00000000
 [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
[\$t7] = 0 \times 0000000000, [\$t8] = 0 \times 000000000, [\$t9] = 0 \times 000000000
25 Time:
                  1, CLK = 1, PC = 0x000000004
[\$s0] = 0x000000000, [\$s1] = 0x00000000, [\$s2] = 0x00000000
[\$s3] = 0x000000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
[\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
[\$t1] = 0x000000000, [\$t2] = 0x000000000, [\$t3] = 0x000000000
30 [\$t4] = 0 \times 000000000, [\$t5] = 0 \times 000000000, [\$t6] = 0 \times 000000000
[$t7] = 0x000000000, [$t8] = 0x000000000, [$t9] = 0x000000000
2, CLK = 0, PC = 0 \times 000000004
33 Time:
[\$s0] = 0x000000000, [\$s1] = 0x00000000, [\$s2] = 0x00000000
[\$s3] = 0 \times 000000000, [\$s4] = 0 \times 000000000, [\$s5] = 0 \times 000000000
[\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
 [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
 [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
39 [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
                  2, CLK = 1, PC = 0 \times 000000008
40 Time:
[\$s0] = 0x000000000, [\$s1] = 0x000000000, [\$s2] = 0x000000000
[\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
[\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
[\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
[$t4] = 0x000000000, [$t5] = 0x000000000, [$t6] = 0x00000000
[$t7] = 0x000000000, [$t8] = 0x000000000, [$t9] = 0x000000000
```

```
3, CLK = 0, PC = 0 \times 000000008
48 Time:
49 [\$0] = 0 \times 000000020, [\$s1] = 0 \times 000000000, [\$s2] = 0 \times 000000000
  [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
  [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  Time:
                   3, CLK = 1, PC = 0 \times 00000000
  [\$s0] = 0x00000020, [\$s1] = 0x00000000, [\$s2] = 0x00000000
  [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
  [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  _____
                   4, CLK = 0, PC = 0 \times 00000000
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000000, [\$s2] = 0x00000000
  [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
  [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                   4, CLK = 1, PC = 0 \times 000000010
[\$s0] = 0x00000037, [\$s1] = 0x00000000, [\$s2] = 0x00000000
  [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
  [\$6] = 0x00000000, [\$87] = 0x00000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  ______
                   5, CLK = 0, PC = 0x00000010
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000000, [\$s2] = 0x00000000
  [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
  [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x00000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
   t4] = 0x00000000, [t5] = 0x00000000, [t6] = 0x00000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                   5, CLK = 1, PC = 0x00000014
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000000, [\$s2] = 0x00000000
  [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
  [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x00000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  _____
  Time:
                   6, CLK = 0, PC = 0 \times 000000014
[\$s0] = 0x00000037, [\$s1] = 0x00000000, [\$s2] = 0x000000000
  [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
  [\$6] = 0x00000000, [\$7] = 0x00000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
   t4] = 0x000000000, [t5] = 0x000000000, [t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  Time:
                   6, CLK = 1, PC = 0 \times 000000018
101 [\$s0] = 0x00000037, [\$s1] = 0x000000000, [\$s2] = 0x000000000
102 [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
[\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
[t_1] = 0x00000037, [t_2] = 0x00000000, [t_3] = 0x00000000
```

```
[\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
106 \ [\$t7] = 0x000000000, \ [\$t8] = 0x000000000, \ [\$t9] = 0x000000000
  _____
                   7, CLK = 0, PC = 0 \times 000000018
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0x00000000
   \$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
  [\$6] = 0x00000000, [\$7] = 0x00000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x000000000
                   7, CLK = 1, PC = 0 \times 00000001c
  [\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0x00000000
  [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
   \$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
[\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
[t] [t7] = 0x000000000, [t8] = 0x000000000, [t9] = 0x000000000
  _____
                   8, CLK = 0, PC = 0 \times 00000001c
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0xfffffffe9
124
   \$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
  [\$6] = 0x00000000, [\$87] = 0x00000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
  [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
                   8, CLK = 1, PC = 0 \times 000000020
  [\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0xfffffffe9
  [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
  [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
135 [$t4] = 0x000000000, [$t5] = 0x000000000, [$t6] = 0x000000000
136 [$t7] = 0x000000000, [$t8] = 0x000000000, [$t9] = 0x000000000
  ______
                   9, CLK = 0, PC = 0 \times 000000020
  [\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0xfffffffe9
  [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
   \$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                   9, CLK = 1, PC = 0 \times 000000024
  [\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0xfffffffe9
  [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x00000000
  [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
[\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
  ______
                  10, CLK = 0, PC = 0 \times 000000024
  [\$0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0xffffffe9
  [\$s3] = 0x00000000, [\$s4] = 0x00000000, [\$s5] = 0x000000000
   \$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                  10, CLK = 1, PC = 0 \times 000000028
[\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0xfffffffe9
[ss3] = 0x000000000, [ss4] = 0x000000000, [ss5] = 0x000000000
```

```
[\$6] = 0x00000000, [\$7] = 0x00000000, [\$t0] = 0x000000020
[\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                   11, CLK = 0, PC = 0 \times 000000028
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0xfffffffe9
  [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
  [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                   11, CLK = 1, PC = 0 \times 00000002c
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0xfffffffe9
  [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
[\$6] = 0x000000000, [\$7] = 0x000000000, [\$t0] = 0x000000020
|x| = 0x00000037, |x| = 0x00000000, |x| = 0x00000000
[\$t4] = 0x000000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  ______
                   12, CLK = 0, PC = 0 \times 00000002c
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0xfffffffe9
  [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
  [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                   12, CLK = 1, PC = 0 \times 000000030
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000057, [\$s2] = 0xfffffffe9
  [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
  [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
[\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x000000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                   13, CLK = 0, PC = 0 \times 000000030
  Time:
   [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0xffffffe9
  [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
  [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                   13, CLK = 1, PC = 0 \times 000000034
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0xfffffffe9
  [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
  [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
209  [$t1] = 0x00000037, [$t2] = 0x000000000, [$t3] = 0x000000000
210  [$t4] = 0x000000000, [$t5] = 0x000000000, [$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                   14, CLK = 0, PC = 0 \times 000000034
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
  [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
  [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
[t1] = 0x00000037, [t2] = 0x00000000, [t3] = 0x00000000
218  [$t4] = 0x000000000, [$t5] = 0x000000000, [$t6] = 0x000000000
219 [$t7] = 0x000000000, [$t8] = 0x000000000, [$t9] = 0x000000000
                  14, CLK = 1, PC = 0 \times 000000038
220 Time:
```

```
222 [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
  [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  ______
                 15, CLK = 0, PC = 0x00000038
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
  [\$3] = 0x00000000, [\$4] = 0x00000000, [\$5] = 0x000000000
  [\$6] = 0x00000000, [\$7] = 0x00000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
   t7] = 0x000000000, [t8] = 0x000000000, [t9] = 0x000000000
  Time:
                 15, CLK = 1, PC = 0x0000003c
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
[\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
[\$s6] = 0x000000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
[\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  ______
                 16, CLK = 0, PC = 0 \times 00000003c
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
  [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
  [\$6] = 0x00000000, [\$7] = 0x00000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  Time:
                 16, CLK = 1, PC = 0 \times 000000040
[\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x000000000
252  [$s3] = 0x000000000, [$s4] = 0x000000000, [$s5] = 0x000000000
[\$6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
[\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x000000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  _____
                  17, CLK = 0, PC = 0 \times 000000040
  Time:
258
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
  [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
  [\$6] = 0x00000000, [\$87] = 0x00000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
  [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x000000000
                 17, CLK = 1, PC = 0 \times 000000044
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
  [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
  [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  _____
                  18, CLK = 0, PC = 0 \times 000000044
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
  [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
  [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
[t1] = 0x00000037, [t2] = 0x000000000, [t3] = 0x000000000
278  [$t4] = 0x000000000, [$t5] = 0x000000000, [$t6] = 0x000000000
```

```
[\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                  18, CLK = 1, PC = 0 \times 000000048
280 Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
  [\$s3] = 0x000000000, [\$s4] = 0x000000000, [\$s5] = 0x000000000
  [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  ______
                  19, CLK = 0, PC = 0 \times 000000048
  Time:
  [\$0] = 0x00000037, [\$1] = 0x00000037, [\$2] = 0x00000000
  [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x00000000
  [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
   t1 = 0x00000037, [t2] = 0x00000000, [t3] = 0x00000000
  [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                  19, CLK = 1, PC = 0 \times 00000004c
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
  [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x00000000
  [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
   t1 = 0x00000037, [t2] = 0x00000000, [t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  _____
                  20, CLK = 0, PC = 0 \times 00000004c
  Time:
  [\$0] = 0x00000037, [\$1] = 0x00000037, [\$2] = 0x00000000
  [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x00000000
  [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
310 Time:
                  20, CLK = 1, PC = 0 \times 000000050
[\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x000000000
312 [$s3] = 0x00000020, [$s4] = 0x00000000, [$s5] = 0x00000000
313 [$s6] = 0x00000000, [$s7] = 0x00000000, [$t0] = 0x00000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  _____
                  21, CLK = 0, PC = 0x00000050
  Time:
  [\$0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
  [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x00000000
  [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
[\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
325 Time:
                  21, CLK = 1, PC = 0 \times 000000054
326 [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x000000000
327  [$s3] = 0x00000020, [$s4] = 0x00000000, [$s5] = 0x00000000
328 [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                  22, CLK = 0, PC = 0 \times 000000054
  Time:
[\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
335 [$s3] = 0x00000020, [$s4] = 0x00000000, [$s5] = 0x00000000
336 [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
```

```
337  [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
338  [$t4] = 0x00000000, [$t5] = 0x00000000, [$t6] = 0x00000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  Time:
                  22, CLK = 1, PC = 0 \times 000000058
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
   \$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x00000000
  [\$6] = 0x00000000, [\$7] = 0x00000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x000000000
  23, CLK = 0, PC = 0 \times 000000058
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
   \$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x00000000
  [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
352  [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
353 [$t4] = 0x000000000, [$t5] = 0x000000000, [$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                  23, CLK = 1, PC = 0 \times 00000005c
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
   s3] = 0x00000020, [s4] = 0x00000000, [s5] = 0x00000000
  [\$6] = 0x00000000, [\$87] = 0x00000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  _____
                  24. CLK = 0. PC = 0 \times 00000005c
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
  [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x00000000
  [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
368  [$t4] = 0 \times 000000000, [$t5] = 0 \times 000000000, [$t6] = 0 \times 000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                  24, CLK = 1, PC = 0 \times 000000060
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
  [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x00000000
   \$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  ______
                  25, CLK = 0, PC = 0x000000060
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
  [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x00000000
  [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
384 [$t7] = 0x000000000, [$t8] = 0x00000000, [$t9] = 0x00000000
                  25, CLK = 1, PC = 0 \times 000000064
  [\$0] = 0x00000037, [\$1] = 0x00000037, [\$2] = 0x00000000
  [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x000000000
   \$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  Time:
                  26, CLK = 0, PC = 0 \times 000000064
394 [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
```

```
395 [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x00000000
[\$6] = 0x00000000, [\$7] = 0x00000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                 26, CLK = 1, PC = 0 \times 000000068
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
  [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x00000000
  [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  27, CLK = 0, PC = 0 \times 000000068
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
410 [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x00000000
\{t1\} = 0x00000037, \{t2\} = 0x00000000, \{t3\} = 0x00000000
413 [$t4] = 0x000000000, [$t5] = 0x000000000, [$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                 27, CLK = 1, PC = 0 \times 00000006c
  Time:
  [\$0] = 0x00000037, [\$1] = 0x00000037, [\$2] = 0x00000000
  [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x00000000
  [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  _____
                 28, CLK = 0, PC = 0 \times 00000006c
  [\$0] = 0x00000037, [\$1] = 0x00000037, [\$2] = 0x00000000
[\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x00000000
428  [$t4] = 0x000000000, [$t5] = 0x000000000, [$t6] = 0x000000000
429  [$t7] = 0x000000000, [$t8] = 0x000000000, [$t9] = 0x000000000
                 28, CLK = 1, PC = 0 \times 000000070
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000000
  [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x00000000
  [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
[\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  _____
                 29, CLK = 0, PC = 0 \times 000000070
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
[\$s3] = 0x000000020, [\$s4] = 0x000000001, [\$s5] = 0x000000000
[\$6] = 0x000000000, [\$7] = 0x000000000, [\$t0] = 0x000000020
442  [$t1] = 0x00000037, [$t2] = 0x000000000, [$t3] = 0x000000000
\{t_1, t_2, t_3, t_4\} = 0x000000000, \{t_1, t_2, t_3, t_4\} = 0x00000000, \{t_1, t_2, t_3, t_4\} = 0x000000000
\{t^2, t^3\} = 0x000000000, \{t^3\} = 0x00000000, \{t^4\} = 0x00000000
                 29, CLK = 1, PC = 0 \times 000000074
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
  [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x000000000
448  [$s6] = 0x00000000, [$s7] = 0x00000000, [$t0] = 0x00000020
449 [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
450  [$t4] = 0 \times 000000000, [$t5] = 0 \times 000000000, [$t6] = 0 \times 000000000
451 [$t7] = 0x000000000, [$t8] = 0x000000000, [$t9] = 0x000000000
```

```
30, CLK = 0, PC = 0 \times 000000074
453 Time:
[\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
  [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x00000000
\{56 \mid \$6\} = 0 \times 000000000, \mid \$\$7\} = 0 \times 000000000, \mid \$\$7\} = 0 \times 0000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  Time:
                  30, CLK = 1, PC = 0 \times 00000005c
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
  [\$s3] = 0x00000020, [\$s4] = 0x00000001, [\$s5] = 0x000000000
  [\$6] = 0x000000000, [\$7] = 0x000000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
  [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
  _____
                  31, CLK = 0, PC = 0 \times 00000005c
  Time:
\{so\} = 0x00000037, [so] = 0x00000037, [so] = 0x00000037
\{s,s,t\} = \{0,0000000000, [s,s,t] = \{0,000000000, [s,s,t] = \{0,000000000\}
[\$6] = 0x000000000, [\$7] = 0x000000000, [\$t0] = 0x000000020
472 [$t1] = 0x00000037, [$t2] = 0x000000000, [$t3] = 0x000000000
  [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  Time:
                  31, CLK = 1, PC = 0 \times 000000060
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
  [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x00000000
  [\$6] = 0x000000000, [\$7] = 0x000000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
  [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x00000000
  32, CLK = 0, PC = 0 \times 000000060
  Time:
[\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
\{ss\} = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
\{s6\} = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x000000020
\{t1\} = 0x00000037, [\{t2\}] = 0x00000000, [\{t3\}] = 0x00000000
  [\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                  32, CLK = 1, PC = 0 \times 000000064
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
  [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x00000000
  [\$6] = 0x00000000, [\$7] = 0x00000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
  [\$t7] = 0x00000000, [\$t8] = 0x00000000, [\$t9] = 0x000000000
  _____
                  33, CLK = 0, PC = 0x00000064
  Time:
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
500  [$s3] = 0x00000020, [$s4] = 0x00000000, [$s5] = 0x00000000
[\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
502 [$t1] = 0x00000037, [$t2] = 0x00000000, [$t3] = 0x00000000
  [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
  [\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
  Time:
                  33, CLK = 1, PC = 0 \times 000000068
  [\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
[\$s3] = 0x000000020, [\$s4] = 0x000000000, [\$s5] = 0x000000000
508  [$s6] = 0x000000000, [$s7] = 0x000000000, [$t0] = 0x000000020
509  [$t1] = 0 \times 000000037, [$t2] = 0 \times 000000000, [$t3] = 0 \times 000000000
510  [$t4] = 0x000000000, [$t5] = 0x000000000, [$t6] = 0x000000000
```

```
[\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                 34, CLK = 0, PC = 0 \times 000000068
[\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
  [\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x00000000
  [\$s6] = 0x00000000, [\$s7] = 0x00000000, [\$t0] = 0x00000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
[\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
519 [$t7] = 0x000000000, [$t8] = 0x000000000, [$t9] = 0x000000000
                 34, CLK = 1, PC = 0 \times 00000006c
520 Time:
[\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
[\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
[\$6] = 0x00000000, [\$7] = 0x00000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
525 [$t4] = 0x000000000, [$t5] = 0x000000000, [$t6] = 0x000000000
526 [$t7] = 0x000000000, [$t8] = 0x000000000, [$t9] = 0x000000000
35, CLK = 0, PC = 0 \times 00000006c
[\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
[\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
  [\$s6] = 0x000000000, [\$s7] = 0x000000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
[$t4] = 0x000000000, [$t5] = 0x000000000, [$t6] = 0x000000000
[\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
535 Time:
                 35, CLK = 1, PC = 0 \times 0000000ac
[\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
[\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
[\$6] = 0x00000000, [\$7] = 0x00000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
[\$t4] = 0x000000000, [\$t5] = 0x000000000, [\$t6] = 0x000000000
541 [$t7] = 0x000000000, [$t8] = 0x000000000, [$t9] = 0x000000000
542
                 36, CLK = 0, PC = 0 \times 0000000
543 Time:
[\$s0] = 0x00000037, [\$s1] = 0x00000037, [\$s2] = 0x00000037
[\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
[\$6] = 0x00000000, [\$7] = 0x00000000, [\$t0] = 0x000000020
  [\$t1] = 0x00000037, [\$t2] = 0x00000000, [\$t3] = 0x00000000
  [\$t4] = 0x00000000, [\$t5] = 0x00000000, [\$t6] = 0x00000000
[\$t7] = 0x000000000, [\$t8] = 0x000000000, [\$t9] = 0x000000000
                 36, CLK = 1, PC = 0 \times 00000000
550 Time:
[\$0] = 0x00000037, [\$1] = 0x00000037, [\$2] = 0x00000037
[\$s3] = 0x00000020, [\$s4] = 0x00000000, [\$s5] = 0x000000000
[\$6] = 0x00000000, [\$7] = 0x00000000, [\$t0] = 0x000000020
554  [$t1] = 0x00000037, [$t2] = 0x000000000, [$t3] = 0x000000000
555 [$t4] = 0x000000000, [$t5] = 0x000000000, [$t6] = 0x000000000
556  [$t7] = 0 \times 000000000, [$t8] = 0 \times 000000000, [$t9] = 0 \times 000000000
557
```

# 5.2 Pipielined

Many files of pipeline processor are the same as single-cycle processor. The different files are shown below. clock\_divider.v

```
timescale 1ns / 1ps
module clock_divider(divided_clock, clock, reset);

timescale 1ns / 1ps
module clock_divider(divided_clock, reset);
```

```
input clock, reset;
      output divided_clock;
      reg divided_clock1;
8
      initial begin
10
      divided\_clock1 \ll 0;
12
13
      parameter r = 100;
14
      integer now = 1;
15
16
      // notice that reset is not used here
17
18
      always @ (posedge clock)
           begin
19
           if (now \le r/2) divided_clock1 = 1;
20
           else divided_clock1 =0;
21
           if (now == r) now =1;
22
           else now = now + 1;
23
           end
24
      assign divided_clock = divided_clock1;
26
27
28 endmodule
```

### control.v

```
'ifndef MODULE_CONTROL
  'define MODULE_CONTROL
  'timescale 1ns / 1ps
  module Control (
      input
                    [5:0]
                             op_code,
      output reg
                    [1:0]
                             ALUOp,
                    RegDst,
      output reg
                    Jump,
                    Branch,
10
                    Bne,
                    MemRead,
                    MemtoReg,
13
                    MemWrite,
14
                    ALUSrc,
15
16
                    RegWrite
17
  );
18
       initial begin
19
           RegDst
                        = 1'b0;
20
                        = 1'b0;
           Jump
                        = 1'b0;
           Branch
                        = 1'b0;
           Bne
23
           MemRead
                        = 1'b0;
24
                        = 1'b0;
           MemtoReg
25
           MemWrite
                        = 1'b0;
26
27
           ALUSrc
                        = 1'b0;
           RegWrite
                        = 1'b0;
28
           ALUOp
                        = 2'b00;
29
      end
30
31
      always @ ( *) begin
32
```

```
case (op_code)
33
                6'b000000: begin // R-type
34
                     RegDst
                                   <= 1'b1;
35
                                   <= 1'b0;
                     Jump
36
                     Branch
                                   <= 1'b0;
37
                                   <=1'b0;
                     Bne
                                   <= 1'b0;
                     MemRead
39
                     MemtoReg
                                   <= 1'b0;
40
                                   <= 1'b0;
                     MemWrite
41
                                   <= 1'b0;
                     ALUSrc
42
                     RegWrite
                                   <= 1'b1;
43
                                   <= 2'b10;
                    ALUOp
44
                end
45
                6'b000010: begin // j
46
                     RegDst
                                   <= 1'b1;
47
                                   <= 1'b1;
                     Jump
48
                     Branch
                                   <= 1'b0;
49
                      Bne
                                    <=1'b0;
50
                     MemRead
                                   <= 1'b0;
51
                     MemtoReg
                                   <= 1'b0;
52
                                   <= 1'b0;
                     MemWrite
53
                                   <= 1'b0;
                     ALUSrc
54
                                   <= 1'b0;
                     RegWrite
55
                    ALUOp
                                   <= 2'b10;
56
57
         end
                6'b000100: begin // beq
58
                                   <= 1'b1:
                     RegDst
59
                     Jump
                                   <= 1'b0;
60
                                   <= 1'b1;
                     Branch
61
                      Bne
                                    <=1'b0;
62
                     MemRead
                                   <= 1'b0;
63
                                   <= 1'b0;
                     MemtoReg
64
                                   <= 1'b0;
65
                     MemWrite
                     ALUSrc
                                   <= 1'b0;
66
                                   <= 1'b0;
                     RegWrite
67
                                   <= 2'b01;
                     ALUOp
68
                end
69
                6'b000100: begin // bne
70
                     RegDst
                                   <= 1'b1;
71
72
                     Jump
                                   <= 1'b0;
                     Branch
                                   <= 1'b0;
73
                      Bne
                                    <=1'b1;
74
                     MemRead
                                   <= 1'b0;
75
                                   <= 1'b0;
76
                     MemtoReg
                                   <= 1'b0;
                     MemWrite
77
                     ALUSrc
                                   <= 1'b0;
78
                     RegWrite
                                   <= 1'b0;
79
                                   <= 2'b01;
                     ALUOp
                end
81
                6'b001000: begin // addi
82
                                   <= 1'b0;
                     RegDst
83
                                   <= 1'b0;
                     Jump
84
                                   <= 1'b0;
                     Branch
85
                      Bne
                                    <=1'b0;
86
                     MemRead
                                   <= 1'b0;
87
                                   <= 1'b0;
88
                     MemtoReg
                     MemWrite
                                   <= 1'b0;
89
                     ALUSrc
                                   <= 1'b1;
90
```

```
RegWrite
                                    <= 1'b1;
91
                                    <= 2'b00;
92
                      ALUOp
                 end
93
                 6'b001100: begin // andi
94
                                    <= 1'b0;
                      RegDst
95
                                    <= 1'b0;
                      Jump
                      Branch
                                    <= 1'b0;
97
                                     <=1'b0;
                       Bne
98
                                    <= 1'b0;
                      MemRead
99
                      MemtoReg
                                    <= 1'b0;
100
                      MemWrite
                                    <= 1'b0;
101
                                    <= 1'b1;
                      ALUSrc
102
                      RegWrite \\
                                    <= 1'b1;
103
                                    <= 2'b11;
                      ALUOp
104
105
                 6'b100011: begin // lw
106
                                    <= 1'b0;
                      RegDst
107
                      Jump
                                    <= 1'b0;
108
                      Branch
                                    <= 1'b0;
109
                       Bne
                                     <=1'b0;
110
                      MemRead
                                    <= 1'b1;
                                    <= 1'b1;
                      MemtoReg
112
                      MemWrite
                                    <= 1'b0;
113
                      ALUSrc
                                    <= 1'b1;
114
115
                      RegWrite
                                    <= 1'b1;
                      ALUOp
                                    <= 2'b00;
116
          end
                 6'b101011: begin // sw
118
                                    <= 1'b0;
119
                      RegDst
                      Jump
                                    <= 1'b0;
120
                      Branch
                                    <= 1'b0;
                       Bne
                                     <=1'b0;
122
                                    <= 1'b0;
123
                      MemRead
124
                      MemtoReg
                                    <= 1'b0;
                      MemWrite
                                    <= 1'b1;
125
                                    <= 1'b1;
                      ALUSrc
126
                      RegWrite
                                    <= 1'b0;
127
                      ALUOp
                                    <= 2'b00;
128
          end
129
130
                 default: ;
131
            endcase
       end
133
   endmodule
136 'endif
```

### forward\_mux.v

```
timescale lns / lps
ifndef MODULEFORWARD_MUX
define MODULEFORWARD_MUX
module forward_mux(
EX_read,
WB_result,
MEM_result,
out,
select
);
```

```
parameter N = 32;
11
           input[N-1:0] EX_read , MEM_result , WB_result ;
12
           input [1:0] select;
13
           output[N-1:0] out;
14
           reg [N-1:0] out;
           always@(*)
           begin
17
           if(select == 2'b00) out \le EX_read;
18
           else if (select == 2'b01) out <= WB_result;</pre>
           else if (select == 2'b10) out <= MEM_result;
      endmodule
23 'endif
```

### forwarding.v

```
'timescale 1ns / 1ps
2 module forwarding (
      input beq,
      input bne,
      input [4:0] ID_rs,
      input [4:0] ID_rt,
      input EM_RW,
      input MWRW,
      input MEM_MemWrite,
      input [4:0] EM_Rd,
10
      input [4:0] IE_Rs,
      input [4:0] IE_Rt,
12
      input [4:0] MW_Rd,
13
      output [1:0] beqA,
      output [1:0] beqB,
15
      output [1:0] ForwardA,
16
      output [1:0] ForwardB,
17
      output sw_src
19
      );
20
21
reg [1:0] tmpA, tmp_beqA;
23 reg [1:0] tmpB, tmp_beqB;
reg temp_sw_src;
 initial begin
25
      tmp_beqA <= 0;
27
      tmp_beqB <= 0;
    tmpA < =0;
28
    tmpB < =0;
29
    temp_sw_src <=0;
31 end
32
33 always@(*)
34 begin
 if (EM.RW && (EM_Rd!=0) && (EM_Rd==ID_rs)&& (bne | | beq))
35
37
      tmp\_beqA <= 2'b10;
  else if ((bne | | beq)&&(MWRW && (MW_Rd!=0) && (MW_Rd==ID_rs))&& ~(EMRW && (
     EM_Rd!=0) && (EM_Rd==IE_Rs))
      tmp_beqA \le 2'b01;
41
    end
```

```
43 else
    begin
      tmp_beqA <= 2'b00;
45
46
  if (EM_RW && (EM_Rd!=0) && (EM_Rd==ID_rt)&& (bne | | beq))
           begin
                 tmp_beqB <= 2'b10;
49
           end
50
      else if ((bne | | beq)&&(MW.RW && (MW.Rd!=0) && (MW.Rd==ID_rt))&& ~(EM.RW
51
     && (EM_Rd!=0) && (EM_Rd==IE_Rs))
           begin
52
                 tmp_beqB \le 2'b01;
53
           end
54
55
      e l s e
           begin
56
                 tmp_beqB <= 2'b00;
57
           end
60
61
  if (MEM_MemWrite && MWRW &&(EM_Rd==MW_Rd))
63
    temp_sw_src \le 1'b1;
64
    end
66 else
67 begin
   temp_sw_src \le 1'b0;
  if (EM_RW && (EM_Rd!=0) && (EM_Rd==IE_Rs))
71
    begin
      tmpA < =2'b10;
72
74 else if ((MWRW && (MWRd!=0) && (MWRd==IE_Rs))&& ~(EMRW && (EM_Rd!=0) &&
      (EM_Rd==IE_Rs))
75
    begin
      tmpA <= 2'b01;
76
    end
77
78 else
79
    begin
      tmpA < =2'b00;
81
82
  if (EM.RW && (EM_Rd!=0) && (EM_Rd==IE_Rt))
83
84
    begin
      tmpB < =2'b10;
85
    end
86
87 else if ((MWRW && (MWRd!=0) && (MWRd==IE_Rt))&& ~(EMRW && (EM_Rd!=0) &&
      (EM_Rd==IE_Rt))
    begin
88
      tmpB < =2'b01;
89
    end
90
91 else
92
    begin
      tmpB <= 2'b00;
93
    end
95 end
97 assign beqA=tmp_beqA;
```

```
98 assign beqB=tmp_beqB;
99 assign ForwardA=tmpA;
100 assign ForwardB=tmpB;
assign sw_src=temp_sw_src;
102 endmodule
103 /* module forwarding (
104 EX_rs, EX_rt,
MEM_rd, MEM_RegWrite,
106 WB_rd, WB_RegWrite,
107 selectA, selectB
input EX_rs, EX_rt, MEM_rd, MEM_RegWrite, WB_rd, WB_RegWrite;
output [1:0] selectA, selectB;
reg [1:0] selectA, selectB;
112 initial begin
selectA <= 2'b00;
selectB <= 2'b00;
115 end
always@(*)
117 begin
selectA \leq 2'b00;
selectB \leq 2'b00;
if ((MEM_RegWrite==1'b1)&&(MEM_rd!=0)) //EX hazard
if (EX_rs==MEM_rd) select A \le 2' b 10;
if (EX_rt == MEM_rd) select B <= 2'b10;
if ((WB_RegWrite==1'b1)&&(WB_rd!=0)) // MEM hazard
126 begin
if (selectA == 2'b00)
128 begin
if (EX_rs==MEM_rd) select A \le 2'b01;
if (selectA == 2'b00)
132 begin
if (EX_rt==MEM_rd) select B <= 2'b01;
134 end
135 end
136 end
137 endmodule */
```

### HazardDtection.v

```
timescale 1ns / 1ps
4 module HazardDtection (
     //input IF_instruction,
      input clk,
      input bne,
      input branch,
      input jump,
      input ID_MemRead,
11
      input ID_RegWrite,
      input EX_MemRead,
      input [4:0] EX_Rt,
13
      input [4:0] ID_Rt,
      input [4:0] ID_Rd,
15
      input [4:0] IF_Rs,
```

```
input [4:0] IF_Rt,
17
       output IF_Write,
18
       output PC_Write
19
       //output Controlsrc
20
       );
   reg PCtem;
23
           // reg Controltem;
24
            reg IFIDtem;
25
26
            initial begin
27
                 PCtem <= 1;
                 // Controltem <=0;</pre>
                 IFIDtem <=1;
30
            end
31
32
33
            always@(posedge clk)
34
            begin
            //load use hazard: lw $2,0($1); and $4,$2,$5
36
            if (ID\_MemRead \&\& ((ID\_Rt==IF\_Rs) | (ID\_Rt==IF\_Rt))\&\&(branch==0)\&\&(
      jump == 0) && (bne == 0)
            begin
38
                 PCtem < = 0;
39
40
              // Controltem <=1;</pre>
                 IFIDtem \leq =0;
41
            end
42
            //lw and not ajacent beq
43
            else if ((bne | | branch) && EX_MemRead &&((EX_Rt==IF_Rs) | (EX_Rt==
      IF_Rt) ) &&(jump==0))
            begin
45
                PCtem < = 0;
46
47
                // Controltem <=1;</pre>
                 IFIDtem \leq =0;
48
49
            //I/lw and adjacent beq
50
            else if ((bne | | branch) && ID_RegWrite&& ((ID_Rt==IF_Rs&& IF_Rs!=0)
51
      |(ID_Rt==IF_Rt\&\&IF_Rt!=0))\&\&(jump==0)|
            begin
52
53
                 PCtem < = 0;
                // Controltem = 1;
54
                 IFIDtem \leq =0;
55
            end
            // r-type and adjacent beq
            else if ((bne | | branch) && ID_RegWrite && ((ID_Rd==IF_Rs&&IF_Rs!=0) | (
58
      ID_Rd==IF_Rt\&\& IF_Rt !=0))\&\&(jump==0))
               begin
59
                    PCtem <= 0;
                    // Controltem = 1;
61
                    IFIDtem \leq =0;
62
               end
            /* else if (jump)
64
            begin
65
                 PCtem = 1;
66
                 Controltem = 0;
67
68
                 IFIDtem = 1;
            end*/
69
70
```

```
e 1 s e
71
72
            begin
                 PCtem <= 1;
73
                 IFIDtem <=1;
74
                // Controltem <=0;</pre>
            end
77
78
            end
81
            assign IF_Write=IFIDtem;
84
            assign PC_Write=PCtem;
            // assign Controlsrc=Controltem;
85
86 endmodule
```

# ID\_EXpipeline.v

```
'timescale 1ns / 1ps
  module ID_EXpipeline (
      input RegWrite,
      input MemtoReg,
      input MemRead,
      input MemWrite,
      input [1:0] ALUop,
      input ALUsrc,
10
      input RegDst,
      input [31:0] Readdata1,
12
      input [31:0] Readdata2,
13
      input [31:0] ExtendResult,
14
      input [4:0] Rd,
      input [4:0] Rt,
16
      input [4:0] Rs,
17
      input [5:0] func,
18
      output reg RegWrite1,
20
      output reg MemtoReg1,
      output reg MemRead1,
22
      output reg MemWrite1,
23
24
      output reg [1:0] ALUop1,
      output reg ALUsrc1,
25
      output reg RegDst1,
26
      output reg [31:0] RData1,
27
      output reg [31:0] RData2,
28
      output reg [31:0] ER,
29
      output reg [4:0]Rd1,
      output reg [4:0] Rt1,
31
      output reg [4:0] Rs1,
32
      output reg [5:0] func1,
33
34
      input clk
35
      );
36
      always@(negedge clk)
37
     begin
      Rs1 \le Rs;
39
      RegWrite1 <=RegWrite;</pre>
```

```
MemtoReg1<=MemtoReg;
41
       MemRead1<=MemRead;
42
       MemWrite1 <= MemWrite;
43
       ALUop1<=ALUop;
44
       ALUsrc1 <= ALUsrc;
       RData1 <= Readdata1;
       RData2 <= Readdata2;
47
       ER <= ExtendResult;
48
       Rd1 \le Rd;
49
       Rt1 <= Rt;
       RegDst1 <= RegDst;
51
       func1 <= func;</pre>
      end
55 endmodule
```

# PC\_MUX.v

```
'timescale 1ns / 1ps
2 module PC_MUX(
3 IF_PC_plus4,
4 bne_mux,
5 beq_mux,
6 ID_Jump,
7 ID_Jaddress,
8 ID_target,
9 PC_in
      );
input [31:0] IF_PC_plus4, ID_Jaddress, ID_target;
input beq_mux, bne_mux, ID_Jump;
13 output [31:0] PC_in;
reg [31:0] PC_in;
15 always@(*)
16 begin
if (beg_mux == 1 || bne_mux == 1) PC_in <= ID_target;
18 else if (ID_Jump==1) PC_in <= ID_Jaddress;</pre>
19 else PC_in <= IF_PC_plus4;</pre>
21 endmodule
```

## pipe\_write.v

```
'timescale 1ns / 1ps
<sup>2</sup> 'ifndef MODULE_PIPE_WRITE
3 'define MODULE_PIPE_WRITE
4 module pipe_write(
5 Reg_in,
6 Reg_out,
7 flush,
8 clk,
9 hold
11 // after finish the stage, push the items into next pipelined register (every
      stage execute at the same time)
12 // IFtoID: instruction, PC+4
  //IDtoEX: Jump, Branch, MemRead, MemtoReg, ALUop, MemWrite, ALUSrc, RegWrite,
     ID_rs, ID_rt, ID_read1, ID_read2, ID_rd, PC+4
14 //EXtoMEM: MemRead, MemtoReg,, MemWrite, RegWrite, EX_out, EX_rd
15 //MEMtoWB: MemtoReg,, RegWrite, WB_rd
parameter size = 64; //size of the pipelined registers
```

```
input [size -1:0] Reg_in;
17
     input flush, clk, hold;
     output [size -1:0] Reg_out;
19
     reg [size -1:0] Reg_out;
20
     always@(negedge clk) // second half clock for write
     if(flush==1 | hold ==1) Reg_out <=0;
23
             Reg_out <= Reg_in;
     e1se
24
     end
26 endmodule
27 'endif
```

### pipeline.v

```
'timescale 1ns / 1ps
2 module pipeline(
3 clk, reset, C, AN, clock, reg_switch, PC_switch
      );
      input clk, reset, clock, PC_switch;
      input [4:0] reg_switch;
      output reg [6:0] C;
      output [3:0] AN;
      initial begin
              C=7'b1111111;
10
      end
13 // ALU
wire [31:0] ALU_a, ALU_b, ALU_out, EX_result, MEM_result, WB_result, temp_ALU_b;
vire [3:0] ALU_control;
16 wire [5:0] EX_func;
wire [1:0] ID_ALUOp, EX_ALUOp, selectA, selectB, beqA, beqB;
18 // Control Signals
wire ID_RegDst, ID_Jump, ID_Branch, ID_ALUSrc, ID_MemRead, ID_MemWrite,
     ID_MemtoReg, ID_RegWrite, ID_Bne,
20 EX_RegDst, EX_Jump, EX_Branch, EX_ALUSrc, EX_MemRead, EX_MemWrite, EX_MemtoReg,
     EX_RegWrite, EX_Bne,
MEM_Jump, MEM_Branch, MEM_MemRead, MEM_MemWrite, MEM_MemtoReg, MEM_RegWrite,
     MEM_Bne,
22 WB_MemtoReg, WB_RegWrite, EX_Zero, MEM_Zero;
23 // address
wire [31:0] ID_extend, EX_extend, ID_Jaddress, ID_target;
25 //PC Signals
wire [31:0] PC_in, PC_out, IF_PC_plus4, ID_PC_plus4;
27 // Instructions memory signals
wire [31:0] IF_instruction, ID_instruction, sw_data, beq1, beq2;
29 // Register data
wire [31:0] ID_read1, ID_read2, EX_read1, EX_read2, write_data, MEM_read2,
     MEM_data, WB_data;
31 // Registers
wire [4:0] EX_rs, EX_rt, EX_rd, temp_rd, MEM_rd, WB_rd;
33 //bne, neq
wire beq_mux, bne_mux, ID_Zero, sw_src;
assign ID_Zero = (beq1 == beq2)? 1:0;
assign beq_mux = ID_Zero & ID_Branch;
assign bne_mux = (~ID_Zero) & ID_Bne;
38 // hazard
wire PC_write, IF_Flush, IF_Write, beq, bne, jump;
40 assign beg = (IF_{instruction}[31:26]==6'b000100)?1:0;
assign bne = (IF_{instruction}[31:26]==6'b000101)?1:0;
```

```
assign jump = (IF_{instruction}[31:26]==6'b000010)?1:0;
assign IF_Flush = beq_mux | bne_mux | ID_Jump;
44 // Connect PC
   program_counter PC(PC_in, PC_out, reset, clk, ~PC_write);
 // IF
 //instruction memory
 instruction_memory get_ins (
       .address(PC_out),
49
       .instruction (IF_instruction)
50
  );
51
52 // Cal PC + 4
53 adder add_PC_plus4(
      .a(PC_out),
55
      .b(32'b0100),
      .sum(IF_PC_plus4)
56
 );
57
58
 //Jump target address
60 assign ID_Jaddress={ID_PC_plus4[31:28], ID_instruction[25:0],2'b00};
  //Hazard Detection Unit
  HazardDtection HD(
    // IF_instruction,
63
    clk,
64
65
    bne,
    beq,
    jump,
67
    ID_MemRead,
68
    ID_RegWrite,
69
    EX_MemRead,
    EX_rt,
    ID_instruction [20:16],
    ID_instruction[15:11],
73
74
    IF_instruction [26:21],
75
    IF_instruction [20:16],
    IF_Write,
76
    PC_write
77
      );
78
  // Register File
  wire [31:0] Q2;
  assign ID_target=ID_PC_plus4 + ID_extend * 4;
  Registers get_reg(
82
      .read_register_1 (ID_instruction[25:21]),
83
      .read_register_2(ID_instruction[20:16]),
84
      .switch(reg_switch),
      .regWrite(WB_RegWrite),
86
      .write_register(WB_rd),
87
      . write_data ( write_data ),
88
      .read_data_1 (ID_read1),
      .read_data_2(ID_read2),
90
      .clk(clk),
91
      .Q2(Q2)
92
  Control controller (ID_instruction [31:26], ID_ALUOp, ID_RegDst, ID_Jump,
     ID_Branch, ID_Bne, ID_MemRead, ID_MemtoReg, ID_MemWrite, ID_ALUSrc,
     ID_RegWrite);
95 sign_extension sign_ext(
      .shortInput(ID_instruction[15:0]),
      .longOutput(ID_extend)
```

```
98);
99 //EX
100 // ALU
   ALU alu(
101
        . ALUCtrl (ALU_control),
102
         .a(ALU_a),
        .b(ALU_b),
104
        . ALU_result (EX_result),
105
        . zero (EX_Zero)
106
    );
107
   // ALU control
108
    ALU_control alu_ctrl(
109
        . funct(EX_func),
111
        .ALUOp(EX_ALUOp),
        . ALUCtrl (ALU_control)
    );
  // forwarding
115
  forwarding forwarding_unit(
  ID_Branch,
  ID_Bne,
  ID_instruction[25:21],
ID_instruction[20:16],
MEM_RegWrite,
WB_RegWrite,
123 MEM_MemWrite,
124 MEM_rd,
125 EX_rs,
126 EX_rt,
127 WB_rd,
128 beqA,
beqB,
selectA,
selectB,
132 SW_SrC
133 );
  //MEM
134
  data_memory dm(
135
       .clk(clk),
136
       . MemRead (MEM_MemRead) ,
137
       . MemWrite (MEM_MemWrite) ,
138
       . address (MEM_result),
139
       . write_data(sw_data),
140
       . read_data (MEM_data)
142 );
  // Mux
143
  Mux_N_bit#(5) mux_select_write_reg(
144
       .in1(EX_rt),
145
       .in2(EX_rd),
146
       . select (EX_RegDst),
147
       .out(temp_rd)
148
149
  Mux_N_bit#(32) mux_select_ALU_in(
150
       .in1(temp_ALU_b),
151
       .in2(EX_extend),
152
       . select (EX_ALUSrc),
153
       . out (ALU_b)
154
155 );
```

```
156 forward_mux BEQ_MUX1(ID_read1, write_data, MEM_result, beq1, beqA);
  forward_mux BEQ_MUX2(ID_read2, write_data, MEM_result, beq2, beqB);
  forward_mux ALU_MUX1(EX_read1, write_data, MEM_result, ALU_a, selectA);
   forward_mux ALU_MUX2(EX_read2, write_data, MEM_result, temp_ALU_b, selectB);
   Mux_N_bit\#(32) mux_write(
       .in1(WB_result),
       .in2(WB_data),
162
       . select (WB_MemtoReg),
163
       .out(write_data)
164
  );
165
  Mux_N_bit\#(32) mux_sw(
166
       .in1(MEM_read2),
167
       .in2(write_data),
       . select (sw_src),
169
       .out(sw_data)
170
  );
171
  PC_MUX next_PC(IF_PC_plus4, bne_mux, beq_mux, ID_Jump, ID_Jaddress, ID_target,
  //overwrite register
   pipe_write #(64) IF_ID ({IF_instruction, IF_PC_plus4}, {ID_instruction,
      ID_PC_plus4 \}, IF_Flush, clk, \[ IF_Write \];
   ID_EXpipeline ID_EX(
175
       ID_RegWrite,
176
       ID_MemtoReg,
177
       ID_MemRead,
178
       ID_MemWrite,
179
       ID_ALUOp,
180
       ID_ALUSrc,
182
       ID_RegDst,
       ID_read1,
183
       ID_read2,
184
       ID_extend,
185
       ID_instruction[15:11],
186
       ID_instruction[20:16],
187
       ID_instruction[25:21],
188
       ID_instruction[5:0],
       EX_RegWrite,
190
       EX_MemtoReg,
       EX_MemRead,
192
       EX_MemWrite,
193
       EX_ALUOp,
194
       EX_ALUSrc,
195
       EX_RegDst,
       EX_read1,
       EX_read2
198
       EX_extend,
199
       EX_rd,
200
       EX_rt,
201
       EX_rs,
202
       EX_func,
203
       clk
204
       );
205
206
  pipe_write #(85) EX.MEM({temp_rd, EX_result, EX_read2, EX_Zero, EX_MemRead,
      EX_MemWrite, EX_MemtoReg, EX_RegWrite \},
   {MEM_rd, MEM_result, MEM_read2, MEM_Zero, MEM_MemRead, MEM_MemWrite, MEM_MemtoReg
       , MEM_RegWrite } ,
0, c1k, 0;
```

```
pipe_write #(71) MEM_WB({MEM_result, MEM_data, MEM_rd, MEM_MemtoReg,
      MEM_RegWrite \},
  { WB_result, WB_data, WB_rd, WB_MemtoReg, WB_RegWrite },
212 \ 0, clk, 0);
  //SSD
213
      wire clock_d;
      reg [3:0] Q;
215
216
      clock_divider clock1(clock_d, clock, reset);
217
218
      ring_counter ring(AN, clock_d, reset);
219
220
    wire [31:0] ssd_out;
      // here only needs to use 4 hexo numbers because first 4 numbers must be
       0 for the small instruction value
  assign ssd_out = (PC_switch)? PC_out:Q2;
223
224
      always @ (*) begin
225
          if (AN == 4'b1110) Q \le ssd_out[3:0];
226
          else if (AN == 4'b1101) Q \le ssd_out[7:4];
          else if (AN == 4'b1011) Q \le ssd_out[11:8];
          else if (AN == 4'b0111) Q \le ssd_out[15:12];
229
      end
230
231
     // ssd numbers
     always @ (*) begin
          case (Q)
233
               4'h0: C = 7'b1000000;
234
               4'h1: C = 7'b1111001;
               4'h2: C = 7'b0100100;
               4'h3: C = 7'b0110000;
               4'h4: C = 7'b0011001;
238
               4'h5: C = 7'b0010010;
239
               4'h6: C = 7'b0000010;
240
               4'h7: C = 7'b1111000;
241
               4'h8: C = 7'b00000000;
242
               4'h9: C = 7'b0010000;
               4'ha: C = 7'b0001000;
               4'hb: C = 7'b0000011;
245
               4'hc: C = 7'b1000110;
246
               4'hd: C = 7'b0100001;
               4'he: C = 7'b0000110;
248
               4'hf: C = 7'b0001110;
249
               default: C = 7'b11111111;
250
          endcase
      end
254 endmodule
```

#### program\_counter.v

```
'ifndef MODULE.PC
'define MODULE.PC
'timescale 1ns / 1ps

module program_counter(

PC_in, PC_out, reset, clk, hold

);

input [31:0] PC_in;

output [31:0] PC_out;

input reset, clk, hold;
```

```
reg [31:0] PC_out;
10
       initial begin
            PC_{out} \ll 0;
12
13
       always @(negedge clk)
14
       begin
            if (reset)
16
                begin
                     PC_out \ll 32'b0;
18
19
         else if (!hold)
20
          begin
          PC_out <= PC_in [31:0];
       end
25 endmodule
26 'endif
```

### register.v

```
'ifndef MODULE_REGISTERS
  'define MODULE_REGISTERS
  'timescale 1ns / 1ps
  module Registers (
      input
                   clk,
            regWrite,
      input
                   [4:0]
                            read_register_1, read_register_2, switch,
                            write_register,
      input
                   [4:0]
      input
                   [31:0]
                            write_data,
                           read_data_1 , read_data_2 ,Q2
11
      output
                   [31:0]
12);
                                    // 32-bit CPU, $0 - $31
    parameter size = 32;
13
      reg [31:0] register_memory [0: size -1];
      integer i;
15
16
      initial begin
17
          for (i = 0; i < size; i = i + 1)
               register_memory[i] = 32'b0;
19
20
      assign read_data_1 = register_memory[read_register_1];
21
      assign read_data_2 = register_memory[read_register_2];
23
      assign Q2 = register_memory[switch];
      always @(posedge clk) begin
24
          if (regWrite == 1)
25
               register_memory[write_register] <= write_data;</pre>
26
27
      // falling edge for reading
      // always @(negedge clk) begin
          assign read_data_1 = register_memory[read_register_1];
30
          assign read_data_2 = register_memory[read_register_2];
31
      // end
32
      // Waiting for fall edge may cause some problem.
35 endmodule // registers
36 'endif
```

### ring counter.v

```
'timescale 1ns / 1ps
```

```
2
module ring_counter(Q, clock, reset);
      input clock , reset;
      output [3:0]Q;
      reg [3:0]Q;
      initial begin
9
      Q \le 4'b1110;
10
      end
11
12
      always @ (posedge reset or posedge clock)
13
       if (reset == 1'b1) Q \le 4'b1110;
15
        else if (Q == 4'b1110) Q <= 4'b0111;
16
        else if (Q == 4'b1101) Q <= 4'b1110;
17
        else if (Q == 4'b1011) Q <= 4'b1101;
        else if (Q == 4'b0111) Q <= 4'b1011;
      end
20
22 endmodule
```