NSLS-II CSX Beamline Docs Documentation

Release 0.1

Stuart B. Wilkins

November 15, 2015

CONTENTS

1	CSX-1 (23-ID-1) Beamline Doccumentation				
	1.1 Fast CCD Detector	3			
2	Indices and tables	5			
3	Downloads	7			
4	Indices and tables	9			

Contents:

CONTENTS 1

2 CONTENTS

CSX-1 (23-ID-1) BEAMLINE DOCCUMENTATION

Contents:

1.1 Fast CCD Detector

1.1.1 Introduction

The FastCCD installed in the endstation at CSX-1 is of the LBNL Fast CCD design. The sensor contains 1920×960 pixels of $30 \, \mu m \times 30 \, \mu m$ and is arranged into two halves of $960 \, columns$ with the columns parallel to the long CCD axis. There is one output for each $10 \, columns$ (a "super column") which results in $192 \, individual$ outputs and analogue to digital converters (ADC). The CCD camera can either be used in a traditional CCD with an x-ray shutter exposing the full chip, or in a framestore (frame transfer) mode by covering two quarters of the CCD with a light (x-ray) block effectively exposing half the chip along the column direction.

The analogue CCD signal is digitized by a custom designed fCRIC. Each fCRIC has 16 analogue inputs and digitizes with 13 bit precision and had 16 bit dynamic range. This is accomplished by having 3 gain ranges of 8x, 4x and 1x with an auto gain feature. In order to allow negative charge injection. The ADC is biased at a value of approximately 4096 (0x1000 in hex) with the exact value dependent on the ADC channel. The gain settings are stored in the two most significant bits of each ADC reading. The schematic of a single fCRIC channel is shown in the *LBNL fCRIC Circuit Diagram*.



Fig. 1.1: LBNL fCRIC Circuit Diagram

The specifications of the CCD are summarized below:

• Pixel Size: 30 μm x 30 μm

• Active Area: 1920 pixels (column) x 960 pixels (row)

• 192 super columns = 192 outputs (480 rows x 10 columns)

· Back illuminated

• 250 μm - 350 μm thickness

• Full well: ~900k e⁻ per pixel

• Sensitivity: 6 e⁻ / ADU for 8x gain (max gain)

• Pixel readout time: 500 µs

Digitization time: 2 µs at 120 Hz
100 Hz maximum data collection

1.1.2 Data Format

In treating the raw CCD data from the FastCCD there are a few important considerations related to the multi-gain behaviour of the fCRIC amplifier and digitizer. The raw 16 bit values that are recorded in the data file follow the *16 Bit fCRIC Data Format* shown below with the two gain bits following the *fCRIC Gain Setting*.

Table 1.1: 16 Bit fCRIC Data Format

15	14	13	12	11	10	09	08	07	06	05	04	03	02	01	00
G1	G0	ERR	D12	D11	D10	D09	D08	D07	D06	D05	D04	D03	D02	D01	D00

Table 1.2: fCRIC Gain Setting

G1	G0	Gain	Pre-factor
0	0	x8	x1
1	0	x2	x4
1	1	x1	x8

Here the two most significant bits record the gain setting for the encoded value. The least significant 13 bits hold the measured analogue value. The actual value is therefore related to the measured value by:

$$A_{\rm corr} = G(A_{\rm meas} - O)$$

where A_{corr} is the corrected intensity, A_{meas} is the measured value by the ADC, G is the gain of the ADC and O is the bias offset

1.1.3 Useful Links

- LBNL Fast CCD Site
- csxtools python analysis routines
- libcin low level c driver
- areaDetector Driver

CHAPTER

TWO

INDICES AND TABLES

- genindex
- modindex
- search

CHAPTER
THREE

DOWNLOADS

Download the CSX Documentation as a PDF

CHAPTER

FOUR

INDICES AND TABLES

- genindex
- modindex
- search