UNIVERSIDAD DE COSTA RICA

IE-0624 Laboratorio de Microcontroladores

Laboratorio # 2

Freddy Zúñiga Cerdas A45967

 $\begin{array}{c} {\rm Profesor} \\ {\rm MARCO~VILLALTA~FALLAS} \end{array}$

1 Introducción

En el presente trabajo se creo un circuito capaz de emular el comportamiento de una lavadora que cuenta con 3 diferentes modos de carga (baja, media y alta) y cuatro ciclos diferentes de lavado (suministrar de agua, lavar, enjuagar, centrifugar), para ello se utilizaron una serie de componentes electrónicos, donde el más importante de ellos es el microcontrolador ATTINY4313.

El circuito final se compone de tres partes fundamentales, los circuitos de entrada del microcontrolador que son 4 botones (ON/PAUSE, BAJA, MEDIA Y ALTA) los cuales tienen un circuito simple para evitar los rebotes de los botones. Luego tenemos las salidas del microcontrolador que constan de las señales de salida para controlar tanto los leds que muestran el estado de la lavadora, en otras palabras que indican si está ON o en PAUSE, si la carga es baja, media o alta, y si estamos en una de las cuatro secuencias de lavado: suministro, lavar, enjuagar o centrifugar, junto con estos leds también se controlan dos displays de cuatro segmentos que se encargan de mostrar la cuenta regresiva según el nivel de carga en el que esté operando la lavadora.

Con la implementación propuesta se logró hacer funcionar el circuito cumpliendo con todas las especificaciones.

El repositorio de Github se puede consultar en la siguiente dirección:

 $https://github.com/JackTheKnife16/IE-0624_Laboratorio_de_Microcontroladores_I_2023$

2 Nota Teórica

En este apartado se mostrarán algunas características del microcontrolador así como la justificación de la utilización de los componentes externos y el diagrama de flujo del firmware creado para el microcontrolador.

2.1 Microcontrolador ATTINY4313

2.1.1 Características Generales

El microcontrolador ATTINY4313 cuenta con las siguientes características:

- Microcontrolador AVR de 8 bits.
- Arquitectura RISC/Harvard.
- \bullet 2/4Kb Flash, 128/258 bytes de SRAM y 128/258 bytes de EEPROM.
- Timer/Counter de 8 y 16 bits.
- 4 canales PWM y comparador analógico.
- USI, USART

2.1.2 Diagrama de Bloques

En la Figura 1 se muestra en detalle el diagrama de bloques del microcontrolador.




Figura 1: Diagrama de Bloques del ATTINY4313 [1]

2.1.3 Diagrama de Pines

En la Figura 2 se muestra el diagrama de pines del microcontrolador.

Figura 2: Diagrama de Pines del ATTINY4313 [1]

2.1.4 Características Eléctricas

En la Figura 3 se muestran las características eléctricas del microcontrolador.

	J -
Operating Temperature	55°C to +125°C
Storage Temperature	65°C to +150°C
Voltage on any Pin except RESET with respect to Ground	-0.5V to V _{CC} +0.5V
Voltage on RESET with respect to Ground	0.5V to +13.0V
Maximum Operating Voltage	6.0V
DC Current per I/O Pin	40.0 mA
DC Current V _{CC} and GND Pins	200.0 mA

Figura 3: Características Eléctricas del ATTINY4313 [1]

2.2 Diagrama Funcional del Circuito

En la Figura 4 se muestra el diagrama funcional para el laboratorio, se puede ver la representación de cada una de las partes del circuito, que consta de 3, circuito de entrada, circuito de salida y microcontrolador. En la figura se esboza el circuito de funcionamiento de los displays de 7 segmentos que requieren demultiplexores, decodificadores bcd a 7 segmentos y un par de displays de 7 segmentos, mientras que para los leds de carga se utilizó un demultiplexor para poder controlar 3 leds con solo dos pines. Se ha tratado de usar la mayor cantidad de pines para evitar usar demasiada lógica externa.




Figura 4: Diagrama funcional para la lavadora [imagen propia]

2.3 Firmware del Circuito

Se mencionará el funcionamiento de las 4 interrupciones a utilizar:

- ISR(INT0_vect): esta interrupción es la que maneja el botón ON/PAUSE, se dispara cuando se presiona el botón ON/PAUSE.
- ISR(PCINT2_vect): esta interrupción es la encargada de manejar los 3 botones para elegir el tipo de carga, se dispara cuando se presiona cualquier botón de la parte de Carga (BAJA, MEDIA, ALTA).
- ISR(TIMER1_COMPA_vect) se encarga de la cuenta regresiva y trabaja por comparación, en otras palabras cuando el contador interno del timer1 es igual al valor de comparación se dispara y este valor se eligió para que el disparo ocurra cada segundo aproximadamente.
- ISR(TIMERO_COMPA_vect) se encarga de refrescar los leds de 7 segmentos y de apagar todos los leds normales en el momento en que la cuenta llega a 0.

En las siguientes Figuras se muestran los diagramas para el firmware del laboratorio, consta del diagrama para main, las 4 interrupciones usadas





Figura 5: Diagrama del main [imagen propia]



 ${\bf Figura~6:~Diagrama~del~ISR~ON/PAUSE~[imagen~propia]}$




Figura 7: Diagrama del ISR CARGA [imagen propia]




Figura 8: Diagrama del ISR TIMER 0 [imagen propia]




Figura 9: Diagrama del ISR TIMER 1 [imagen propia]




Figura 10: Diagrama de la FSM [imagen propia]

Para los detalles de la implementación se recomienda ver el código hecho.

2.4 Componentes Electrónicos Complementarios

El sistema que resuelve el problema planteado para este proyecto se diseñó con tres partes fundamentales, primero el circuito de entrada, segundo el microcontrolador y tercero el circuito de salida. En la Tabla se listan los componentes utilizados para cada uno de dichas partes, así como su precio en el mercado en colones.

Código	Tipo	Característica	Cantidad	Precio	Subsistema
ATTINY4313	Microcontrolador	-	1	1444	Microcontrolador
-	Capacitor	10 μF	4	190	Entrada
-	Pulsador	-	4	99	Entrada
-	Resistencia	100Ω	4	199	Entrada
-	Resistencia	232Ω	4	199	Entrada
-	Resistencia	90Ω	14	199	Salida
74HC4511	Decodificador	-	2	915	Salida
157102B12700	Display 7 SEG	$2.4\mathrm{V}$, $20\mathrm{mA}$	2	2373	Salida
74HC238	Demultiplexor	5 V	5	310	Salida
NTE4050B	BUFFER	5 V	1	591	Salida

Tabla 1: Información de los componentes utilizados

El precio calculado para estos componentes es de 15695 colones.

2.5 Diseño de los circuito Complementarios

Los circuitos complementarios serán explicados en detalle a continuación.

2.5.1 Circuito de Entrada

El circuito de entrada se compone de 4 pulsadores y un circuito RC para controlar los picos de tensión al accionar el pulsador para cada uno. El RC es un poco más complejo debido a que el microcontrolador requiere una resistencia de pull down para cada pin de entrada. Para este circuito se debía determinar el valor de dos resistencias y un capacitor conociendo ciertos datos:

- La tensión de entrada al PIN 3 del microcontrolador debe ser superior a 3 V ya que es suficiente tensión para que el microcontrolador reconozca como un valor en alto.
- El capacitor debe cargarse a su valor final en un tiempo no mayor a 5 ms, un tiempo mucho menor a la velocidad de reacción que puede tener un ser humano al pulsar un botón.

En la Figura 11 se muestra el esquemático del circuito de entrada, con este y un poco de cálculo se obtendrán los valores para las resistencias y la capacitancia.




Figura 11: Esquemático del Circuito entrada [imagen propia]

Aplicando Ley de Corrientes de Kirchhoff en el nodo a, obtenemos que:

$$\frac{5 - V_c}{R_1} = C\frac{dV_c}{dt} + \frac{V_c}{R_2} \tag{1}$$

Reacomodando la ecuación llegamos a:

$$\frac{dV_c}{dt} + \frac{R_1 + R_2}{CR_1 R_2} \cdot V_c = \frac{5}{CR_1} \tag{2}$$

sea $a = \frac{R_1 + R_2}{CR_1R_2}$ y $b = \frac{5}{CR_1}$ tenemos que:

$$\frac{dV_c}{dt} + aV_c = b \tag{3}$$

Claramente el factor integrante para resolver este problema será: e^{at} , multiplicando esto a ambos lados de (3) y luego agrupando tenemos que:

$$e^{at} \frac{dV_c}{dt} + aV_c e^{at} = be^{at}$$
$$\frac{d}{dt} \left[e^{at} V_c \right] = be^{at}$$
$$d \left[e^{at} V_c \right] = be^{at} dt$$

Integrando a ambos lados y luego despejando:

$$e^{at}V_c = \frac{b}{a}e^{at} + k$$

$$V_c = \frac{b}{a} + ke^{-at}$$

Suponiendo que en $t=0, V_c(0)=0$ (capacitor está descargado en el tiempo 0) entonces $k=-\frac{b}{a}$, por lo que:

$$V_c = \frac{b}{a} \left[1 - e^{-at} \right] \tag{4}$$

Sabemos por tanto que b/a es el valor de la tensión en régimen permanente, y fijaremos tal valor en $3.5\,\mathrm{V}$:

$$\frac{b}{a} = \frac{5R_2}{R_1 + R_2} = 3.5$$

manipulando la ecuación se obtiene la relación entre las resistencias:

$$R_2 = \frac{7}{3}R_1 \tag{5}$$

Por otro lado sabemos por los requerimientos mencionados antes que $5\tau \leq 5\,\mathrm{ms}$

$$5\tau = \frac{5}{a} = \frac{5CR_1}{R_1 + R_2} \tag{6}$$

Utilizando la relación de las resistencias obtenida anteriormente tenemos que:

$$5\tau = \frac{7CR_1}{2} \le 5 \times 10^{-3} \tag{7}$$

despejando C obtenemos finalmente la relación entre C y R_1 :

$$C \le \frac{1}{700R_1} \tag{8}$$

Por lo que tomando un R_1 definimos ya todos los valores:

$$R_1 = 100 \,\Omega, \, R_2 = 233.33 \,\Omega, \, C = 10 \,\mu\text{F} \le 14.29 \,\mu\text{F}$$
 (9)

2.5.2 Circuito de Salida

El circuito de salida consta basicamente de los displays de 7 segmentos y 8 leds normales

Para el dimensionamiento de las resistencias se utilizaron valores teóricos de salida para el decodificador que es de $5~\rm V~y$ los valores recomendados para los displays que requieren una tensión de entrada de $2.4~\rm V~y$ una corriente máxima de $20~\rm mA$. Por lo que:

$$R \approx \frac{5 - 2.4}{0.02} \approx 130\,\Omega\tag{10}$$

En este caso esta debería ser la resistencia teórica, no obstante a partir de este valor se puede calibrar mediante prueba y error una resistencia que nos de un valor cercano a los 0.02 A para que los displays se vean bien, en este caso debido a que la tensión de salida de los decodificadores es cercana a 4.21 V tenemos que la resistencia más apropiada es:

$$R \approx \frac{4.21 - 2.4}{0.02} \approx 90\,\Omega$$
 (11)




Figura 12: Medición de valores para resistencia de salida para los leds del display de 7 segmentos 90 ohms [imagen propia]

Mientras que para el caso de los leds normales tenemos que satisfacer una tensión de entrada de 2.4 V y una corriente máxima de 30 mA. Por lo que necesitamos un valor mínimo de resistencia de:

$$R \approx \frac{5 - 2.4}{0.03} \approx 86\,\Omega\tag{12}$$

Para este caso se eligieron resistencias de $100\,\Omega\,$ y como se muestra la Figura 13 la corriente no sobrepasa el máximo especificado.




Figura 13: Medición de valores para resistencia de salida para el led normal de 100 ohms [imagen propia]

Para efectos reales siempre se debe empezar con los valores teóricos que son los seguros y luego ir calibrando según los valores experimentales. En la Figura 12 se muestra las mediciones para la resistencia de salida escogida.

3 Análisis de Resultados

En este apartado se mostrarán capturas de pantalla del funcionamiento del circuito en la simulación. Además se creó un video donde se ve el funcionamiento completo, el cual se puede consultar en esta dirección:

https://youtu.be/tLjH4OtIXg4

En la Figura 14 se muestra el funcionamiento para la carga ALTA y se puede notar como el led ON esta encendido junto con el indicador de carga alta y el de secuencia que indica suministro de agua, también se puede ver el valor de la cuenta regresiva en los displays de 7 segmentos.




Figura 14: Estado IDLE trabajando [imagen propia]

En la Figura 15 se muestra el funcionamiento de PAUSE para una carga media en la etapa enjuagar, nótese los leds que indican todo esto en dicha figura.




Figura 15: Estado Normal Trabajando [imagen propia]

Se recalca que para el caso de evaluar estos resultados de una forma más clara lo mejor es ver el video que se agregó, en él se muestra de manera rápida pero completa el funcionamiento del circuito.

4 Conclusiones y Recomendaciones

En el presente trabajo se mostró como un microcontrolador, específicamente el ATTINY4313, puede ser usado para realizar un tarea relativamente simple, como es el control de una lavadora, en este caso solo se controlaban leds pero podría usarse para controlar motores o bombas. Se lograron completar todas las especificaciones solicitadas.

4.1 Recomendaciones

Se recomienda empezar tomando en cuenta el número de pines disponibles, además siempre se debe considerar la cantidad de memoria disponible, para lo primero funcionó crear el archivo de simulación antes de empezar con el firmware para determinar que pines se iba a utilizar para que cosa. Una recomendación para el momento de crear el firmware es dividir en un buen número de funciones descriptivas, por ejemplo en este caso cuando se iba a desactivar o activar una interrupción se creó una función especial para esto, con lo cual era más legible y fácil de implementar y seguir en el código, lo mismo se puede hacer con lo referente a los pines para saber que hace cada uno de manera rápida.

5 Apéndices

INTEGRATED CIRCUITS

DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

74HC/HCT4511BCD to 7-segment latch/decoder/driver

Product specification
File under Integrated Circuits, IC06

December 1990

Philips Semiconductors





BCD to 7-segment latch/decoder/driver

74HC/HCT4511

FEATURES

- Latch storage of BCD inputs
- Blanking input
- · Lamp test input
- Driving common cathode LED displays
- Guaranteed 10 mA drive capability per output
- Output capability: non-standard
- I_{CC} category: MSI

GENERAL DESCRIPTION

The 74HC/HCT4511 are high-speed Si-gate CMOS devices and are pin compatible with "4511" of the "4000B" series. They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT4511 are BCD to 7-segment latch/decoder/drivers with four address inputs (D₁ to D₄), an active LOW latch enable input ($\overline{\text{LE}}$), an active LOW

 $\begin{array}{l} \text{ripple blanking input }(\overline{\text{BI}}), \text{ an active LOW lamp test input} \\ (\overline{\text{LT}}), \text{ and seven active HIGH segment outputs }(Q_a \text{ to } Q_g). \end{array}$

When \overline{LE} is LOW, the state of the segment outputs (Q_a to Q_g) is determined by the data on D₁ to D₄.

When $\overline{\text{LE}}$ goes HIGH, the last data present on D₁ to D₄ are stored in the latches and the segment outputs remain stable.

When \overline{LT} is LOW, all the segment outputs are HIGH independent of all other input conditions. With \overline{LT} HIGH, a LOW on \overline{BI} forces all segment outputs LOW. The inputs \overline{LT} and \overline{BI} do not affect the latch circuit.

APPLICATIONS

- Driving LED displays
- Driving incandescent displays
- Driving fluorescent displays
- Driving LCD displays
- Driving gas discharge displays

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns

SYMBOL	PARAMETER	CONDITIONS	TYP	UNIT		
STWIBUL	PARAMETER	CONDITIONS	нс	нст	0.411	
t _{PHL} / t _{PLH}	propagation delay	$C_L = 15 \text{ pF}; V_{CC} = 5 \text{ V}$				
	D _n to Q _n		24	24	ns	
	LE to Q _n		23	24	ns	
	BI to Q _n		19	20	ns	
	TT to Q _n		12	13	ns	
Cı	input capacitance		3.5	3.5	pF	
C _{PD}	power dissipation capacitance per latch	notes 1 and 2	64	64	pF	

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

$$P_D = C_{PD} \times V_{CC}{}^2 \times f_i + \sum \left(C_L \times V_{CC}{}^2 \times f_o \right)$$
 where:

 f_i = input frequency in MHz

fo = output frequency in MHz

 $\sum (C_L \times V_{CC}^2 \times f_0) = \text{sum of outputs}$

C_L = output load capacitance in pF

V_{CC} = supply voltage in V

2. For HC the condition is $V_I = GND$ to V_{CC}

For HCT the condition is V_I = GND to V_{CC} – 1.5 V

BCD to 7-segment latch/decoder/driver


74HC/HCT4511


ORDERING INFORMATION


See "74HC/HCT/HCU/HCMOS Logic Package Information".

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
3	LT	lamp test input (active LOW)
4	BI	ripple blanking input (active LOW)
5	ĪĒ.	latch enable input (active LOW)
7, 1, 2, 6	D ₁ to D ₄	BCD address inputs
8	GND	ground (0 V)
13, 12, 11, 10, 9, 15, 14	Q _a to Q _g	segments outputs
16	V _{CC}	positive supply voltage








Philips Semiconductors Product specification

BCD to 7-segment latch/decoder/driver

74HC/HCT4511



FUNCTION TABLE

		INPUTS					(OUTPU	TS	DISPLAY				
LE	BI	LT	D ₄	D ₃	D ₂	D ₁	Qa	Q _b	Q _c	Q _d	Q _e	Qf	Qg	DISPLAT
Х	Х	L	Х	Х	Х	Х	Н	Н	Н	Н	Н	Н	Н	8
X	L	Н	X	X	X	X	L	L	L	L	L	L	L	blank
L	Н	Н	L	L	L	L	Н	Н	Н	Н	Н	Н	L	0
L	Н	H	L	L	L	Н	L	Н	Н	L	L	L	L	1
L	Н	H	L	L	H	L	Н	Н	L	Н	Н	L	Н	2
L	Н	Н	L	L	Н	Н	Н	Н	Н	Н	L	L	Н	3
L	Н	Н	L	Н	L	L	L	Н	Н	L	L	Н	Н	4
L	Н	Н	L	Н	L	Н	Н	L	Н	Н	L	Н	Н	5
L	Н	Н	L	Н	Н	L	L	L	Н	Н	Н	Н	Н	6
L	Н	Н	L	Н	Н	Н	Н	Н	Н	L	L	L	L	7
L	Н	Н	Н	L	L	L	Н	Н	Н	Н	Н	Н	Н	8
L	Н	Н	Н	L	L	Н	Н	Н	Н	L	L	Н	Н	9
L	Н	Н	Н	L	Н	L	L	L	L	L	L	L	L	blank
L	Н	Н	Н	L	Н	Н	L	L	L	L	L	L	L	blank
L	Н	Н	Н	Н	L	L	L	L	L	L	L	L	L	blank
L	Н	Н	Н	H	L	Н	L	L	L	L	L	L	L	blank
L	Н	Н	Н	H	Н	L	L	L	L	L	L	L	L	blank
L	Н	Н	Н	Н	Н	Н	L	L	L	L	L	L	L	blank
Н	Н	Н	X	X	Х	Х		(1)						

Note


1. Depends upon the BCD-code applied during the LOW-to-HIGH transition of $\overline{\text{LE}}$. H = HIGH voltage level L = LOW voltage level X = don't care


December 1990


Philips Semiconductors Product specification

BCD to 7-segment latch/decoder/driver

74HC/HCT4511







December 1990

5

Philips Semiconductors Product specification

BCD to 7-segment latch/decoder/driver

74HC/HCT4511

DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard, excepting $V_{\mbox{\scriptsize OH}}$ which is given below $I_{\mbox{\scriptsize CC}}$ category: MSI

Non-standard DC characteristics for 74HC

Voltages are referenced to GND (ground = 0 V)

	PARAMETER			7	「 _{amb} (°		TEST CONDITIONS					
SYMBOL									UNIT	V _{CC}	Vı	 -lo
		+25			-40 to +85		-40 to +125		[(V)	- 1	(mA)
		min.	typ.	max.	min.	max.	min.	max.		` ′		` ′
V _{OH}	HIGH level output voltage	3.98 3.60			3.84 3.35		3.70 3.10		٧	4.5	V _{IH} or V _{IL}	7.5 10.0
V _{OH}	HIGH level output voltage	5.60			5.45		5.35		V	6.0	V _{IH} or	7.5
VOH.	Therriever surput voltage	5.48			5.34		5.20		•	0.0	VIL	10.0
		4.80			4.50		4.20					15.0

December 1990

6

Philips Semiconductors Product specification

BCD to 7-segment latch/decoder/driver

74HC/HCT4511

AC CHARACTERISTICS FOR 74HC GND = 0 V; $t_r = t_f = 6 \text{ ns}; C_L = 50 \text{ pF}$

	PARAMETER				T _{amb} (°C)				TEST CONDITIONS		
OVMDOL					74H0	2			ш		W4VEE0040	
SYMBOL		+25			-40 t	to +85	-40 to +125		UNIT	V _{CC} (V)	WAVEFORMS	
		min.	typ.	max.	min.	max.	min.	max.		(',		
t _{PHL} / t _{PLH}	propagation delay D _n to Q _n		77 28 22	300 60 51		375 75 64		450 90 77	ns	2.0 4.5 6.0	Fig.8	
t _{PHL} / t _{PLH}	propagation delay LE to Q _n		74 27 22	270 54 46		330 68 58		405 81 69	ns	2.0 4.5 6.0	Fig.9	
t _{PHL} / t _{PLH}	propagation delay BI to Q _n		61 22 18	220 44 37		275 55 47		330 66 56	ns	2.0 4.5 6.0	Fig.10	
t _{PHL} / t _{PLH}	propagation delay LT to Q _n		41 15 12	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig.8	
t _{THL} / t _{TLH}	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Figs 8, 9 and 10	
t _W	latch enable pulse width LOW	80 16 14	11 4 3		100 20 17		120 24 20		ns	2.0 4.5 6.0	Fig.9	
t _{su}	set-up time D _n to LE	60 12 10	14 5 4		75 15 13		90 18 15		ns	2.0 4.5 6.0	Fig.11	
t _h	hold time D _n to LE	0 0 0	-11 -4 -3		0 0 0		0 0 0		ns	2.0 4.5 6.0	Fig.11	

December 1990

Philips Semiconductors Product specification

BCD to 7-segment latch/decoder/driver

74HC/HCT4511

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard, excepting $V_{\mbox{\scriptsize OH}}$ which is given below

I_{CC} category: MSI

Non-standard DC characteristics for 74HCT

Voltages are referenced to GND (ground = 0 V)

SYMBOL	PARAMETER			7	「amb (°	UNIT	TEST CONDITIONS					
					74HC				_			
		+25			-40 to +85		-40 to +125			V _{CC} (V)	V _I	-l _O (mA)
		min.	typ.	max.	min.	max.	min.	max.		(,,		(,
V _{OH}	HIGH level output voltage	3.98 3.60			3.84 3.35		3.70 3.10		V	4.5	V _{IH} or V _{IL}	7.5 10.0

Note to HCT types

The value of additional quiescent supply current (ΔI_{CC}) for a unit load of 1 is given in the family specifications.

To determine ΔI_{CC} per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
ĪŦ, ĪĒ	1.50
BI, D _n	0.30

Philips Semiconductors Product specification

BCD to 7-segment latch/decoder/driver

74HC/HCT4511

AC CHARACTERISTICS FOR 74HCT GND = 0 V; $t_{\rm f} = t_{\rm f} = 6$ ns; $C_{\rm L} = 50$ pF


	PARAMETER				T _{amb} (°	C)				TEST CONDITIONS	
SYMBOL					74HC	Т			UNIT		WAVEFORMS
STWIBOL	FARAMETER	+25			-40 to +85		-40 to +125		UNII	V _{CC} (V)	WAVEFORING
		min.	typ.	max.	min.	max.	min.	max.		` '	
t _{PHL} / t _{PLH}	propagation delay D _n to Q _n		28	60		75		90	ns	4.5	Fig.8
t _{PHL} / t _{PLH}	propagation delay LE to Q _n		27	54		68		81	ns	4.5	Fig.9
t _{PHL} / t _{PLH}	propagation delay Bl to Q _n		23	44		55		66	ns	4.5	Fig.10
t _{PHL} / t _{PLH}	propagation delay LT to Q _n		16	30		38		45	ns	4.5	Fig.8
t _{THL} / t _{TLH}	output transition time		7	15		19		22	ns	4.5	Figs 8, 9 and 10
t _W	latch enable pulse width LOW	16	5		20		24		ns	4.5	Fig.9
t _{su}	set-up time D _n to LE	12	5		15		18		ns	4.5	Fig.11
t _h	hold time D _n to LE	0	-4		0		0		ns	4.5	Fig.11

December 1990

BCD to 7-segment latch/decoder/driver


74HC/HCT4511

AC WAVEFORMS



(1) HC : V_M = 50%; V_I = GND to V_{CC} . HCT: V_M = 1.3 V; V_I = GND to 3 V.

Fig.8 Waveforms showing the input (D_n, \overline{LT}) to output (Qn) propagation delays and the output transition times.



 $\label{eq:Fig.9} \begin{array}{ll} \text{Waveforms showing the input } (\overline{\text{LE}}) \text{ to output} \\ (Q_n) \text{ propagation delays and the latch} \\ \text{enable pulse width.} \end{array}$





Fig.10 Waveforms showing the input (\overline{BI}) to output (Q_n) propagation delays.



10

Philips Semiconductors Product specification

BCD to 7-segment latch/decoder/driver

74HC/HCT4511

APPLICATION DIAGRAMS




Fig.12 Connection to common cathode LED display readout.




Fig.13 Connection to common anode LED display readout.




Fig.14 Connection to incandescent display readout.




Fig.15 Connection to fluorescent display readout.




Fig.16 Connection to gas discharge display readout.




Fig.17 Connection to LCD display readout. (Direct DC drive is not recommended as it can shorten the life of LCD displays).

Philips Semiconductors Product specification

BCD to 7-segment latch/decoder/driver

74HC/HCT4511

PACKAGE OUTLINES

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".

December 1990

12



NTE4049, NTE4049T NTE4050B, NTE4050BT Integrated Circuit CMOS, Hex Buffer/Converter

Description:

The NTE4049/NTE4049T (Inverting) and NTE4050B/NTE4050BT (Non-Inverting) are Hex Buffers and feature logic-level conversion using only one supply voltage (V_{DD}). The input-signal high level (V_{IH}) can exceed the V_{DD} supply voltage when these devices are used for logic level conversions. These devices are intended for use as COS/MOS to DTL/TTL converters and can drive directly two DTL/TTL loads ($V_{DD} = 5V$, $V_{OL} \le 400$ mV, $I_{OL} \ge 3.2$ mA).

These devices are available in a standard 16-Lead DIP (NTE4049 and NTE4050B) and SOIC-16 surface mount (NTE4049T and NTE4050BT) type packages.

Features:

- High Sink Current for Driving 2 TTL Loads
- High-to-Low Level Logic Conversion
- Quiescent Current Specified to 20V
- Maximum Input Current of 1μA at 18V (Full Package Temperature Range)
- High "Sink" and "Source" Current Capability
- 5V, 10V, and 15V Parametric Ratings

Absolute Maximum Ratings:


Supply Voltage (Note 1), V _{DD}
Input Voltage, V ₁ 0.5 to V _{DD} +0.5V
DC Input Current (Any One Input), I _I ±10mA
Total Power Dissipation, P _{tot}
Per Package
Per Output Transistor (T _{op} = -40° to +85°C)
Operating Temperature Range, Topr
Storage Temperature Range, T _{stg} 65° to +150°C
Note 1. All voltage values are referred to V _{SS} pin voltage.

Recommended Operating Conditions:

Supply Voltage, V _{DD}	3 to 18V
Input Voltage (Note 2), V ₁	. V_{DD} to 18V
Operating Temperature Range, Topr	-40° to +85°C

Note 2. The NTE4049/T and NTE4050B/BT have high–to–low–level voltage conversion capability but not low–to–high–level; therefore it is recommended that $V_{\text{IN}} \ge V_{\text{DD}}$.

Rev. 4-15



 $\underline{\textbf{Static Electrical Characteristics:}} \ \, (T_{A} = +25^{\circ} C \text{ unless otherwise specified})$

		Test Conditions						
Parameter	Symbol	V _I (V)	V _O (V)	V _{DD} (V)	Min	Тур	Max	Unit
Quiescent Supply Current	ΙL	0 to 5	-	5	-	0.02	-	μΑ
		0 to 10	-	10	-	0.02	_	μΑ
		0 to 15	-	15	-	0.02	-	μΑ
		0 to 20	-	20	-	0.04	-	μΑ
Output High Voltage	V _{OH}	0 to 5	-	5	4.95	-	-	V
		0 to 10	-	10	9.95	-	-	V
		0 to 15	-	15	14.95	-	-	V
Input High Voltage NTE4049, NTE4049T	V _{IH}	_	0.5	5	4	-	-	٧
		_	1.0	10	8	-	-	V
		_	2.0	15	12	-	-	V
NTE4050B, NTE4050BT	1	_	4.5	5	3.5	-	-	V
		-	9.0	10	7.0	-	-	V
		_	13.5	15	11.0	-	-	V


Static Electrical Characteristics (Cont'd): (T_A = +25°C unless otherwise specified)


		Test Conditions						
Parameter	Symbol	V _I (V)	V _O (V)	V _{DD} (V)	Min	Тур	Max	Unit
Input Low Voltage NTE4049, NTE4049T	V _{IL}	-	4.5	5	-	-	1	V
		-	9.0	10	-	-	2	V
		-	13.0	15	-	-	3	V
NTE4050B, NTE4050BT		-	0.5	5	-	-	1.5	V
		-	1.0	10	-	-	3.0	V
		_	1.5	15	-	-	4.0	V
Output Drive Current	I _{OH}	0 to 5	2.5	5	-6.0	-6.4	-	mA
		0 to 5	4.6	5	-3.2	-1.6	-	mA
		0 to 10	9.5	10	-0.8	-3.6	-	mA
		0 to 15	13.5	15	-1.8	-12.0	-	mA
Output Sink Current	I _{OL}	0 to 5	0.4	4.5	2.6	5.2	-	mA
		0 to 5	0.4	5	3.2	6.4	-	mA
		0 to 10	0.5	10	8.0	16.0	-	mA
		0 to 15	1.5	15	24.0	48.0	-	mA
Input Leakage Current	I _{IH} , I _{IL}	0 to 18	Any Input	18	-	±10 ⁻⁵	±0.1	μΑ
Input Capacitance NTE4049, NTE4049T	Cl	Any Input		_	_	15	22.5	pF
NTE4050B, NTE4050BT					-	5	7.5	pF

Note 3. The Noise Margin (NTE4050B/BT Only) for both "1" and "0" level is:1V min. with V_{DD} =5V 2V min. with V_{DD} =10V 2.5V min. with V_{DD} =15V

		Test Conditions					
Parameter	Symbol	V _I (V)	V _{DD} (V)	Min	Тур	Max	Unit
Propagation Delay Time NTE4049, NTE4049T	t _{PLH}	5	5	-	60	120	ns
		10	10	-	32	65	ns
		10	5	-	45	90	ns
		15	15	-	25	590	ns
		15	5	-	45	90	ns
NTE4050B, NTE4050BT	1	5	5	-	70	140	ns
		10	10	-	40	80	ns
		10	5	-	45	90	ns
		15	15	-	30	60	ns
		15	5	-	40	80	ns

		Test Conditions				Į.	
Parameter Symbol		V _I (V)	V _{DD} (V)	Min	Тур	Max	Unit
Propagation Delay Time NTE4049, NTE4049T	t _{PHL}	5	5	-	32	65	ns
		10	10	-	20	40	ns
		10	5	-	15	30	ns
		15	15	-	15	30	ns
		15	5	-	10	20	ns
NTE4050B, NTE4050BT		5	5	-	55	110	ns
		10	10	-	22	55	ns
		10	5	-	50	100	ns
		15	15	-	15	30	ns
		15	5	-	50	100	ns
Transition Time	t _{TLH}	5	5	-	80	160	ns
		10	10	-	40	80	ns
		15	15	-	30	60	ns
Transition Time	t _{THL}	5	5	-	30	60	ns
		10	10	-	20	40	ns
		15	15	-	15	30	ns





SN54109, SN54LS109A, SN74109, SN74LS109A

SDLS037 DUAL J.K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers and Flat Packages, and Plastic and Ceramic DIPs
- Dependable Texas Instruments Quality and Reliability

description

These devices contain two independent $J^{-\overline{K}}$ positive-edge-triggered flip-flops. A low level at the preset or clear inputs sets or resets the outputs regardless of the levels of the other inputs. When preset and clear are in-active (high), data at the J and \overline{K} inputs meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the J and \overline{K} inputs may be changed without affecting the levels at the outputs. These versatile-flip-flops can perform as toggle-flip-flop by grounding \overline{K} and \overline{K} are tied together.

The SN54109 and SN54LS109A are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74109 and SN74LS109A are characterized for operation from 0°C to 70°C.

FUNCTION TABLE (each flip-flop)


	INPUTS					PUTS
PRE	CLR	CLK	_J	K	a	ā
L	H	х	Х	X	H	
н	L	X	х	X	L	н
L	L	х	х	х	нt	Нţ
н	н	t	L	L	L	н
H	H	t	Н	L	TOGG	BLE
н	н	Ť	Ł	н	ao	\overline{a}_0
н	н	Ť	Н	н	l H	L ōo
н	н	L	×	х	<u>a</u> o	ōo₁

 $^{^\}dagger$ The output levels in this configuration are not quaranteed to meet the minimum levels for VOH if the lows at preset and clear are near V1_L maximum. Furthermore, this configuration is nonstable; that is, it will not persist when preset or clear return to their inactive (high) level.


SN54109, SN54LS109A...J OR W PACKAGE SN74109...N PACKAGE SN74LS109A...D OR N PACKAGE (TOP VIEW)

1CLR 1	U ₁₆	□v _{cc}
1J 🛮 2	15	2CLR
1₹ 🛚 з	14]]2 <u>J</u>
1 <u>CLK</u>	13]2K
1PRE 5	12	2CLK
10.∏6	11	2PRE
10□7	10	<u>]</u> 20
GND [2	9]2 <u>0</u>

SN64LS109A . . . FK PACKAGE (TOP VIEW)



logic symbol‡




[‡]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for D, J, N, and W packages.

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.





POST OFFICE BOX 656012 - DALLAS, TEXAS 75266




′109

schematics of inputs and outputs





SN54109, SN54LS109A, SN74109, SN74LS109A DUAL J \vec{K} Positive-edge-triggered flip-flops with preset and clear



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

'LS109A		7 V
Operating free-air temperature range:	SN54' SN74'	
Storage temperature range		

NOTE 1: Voltage values are with respect to network ground terminal.



SN54109_ SN74109 DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

recommended operating conditions

		·		SN5410)9	I	SN7410	9	UNIT
		_	MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				8.0			0.8	V
ЮН	High-level output current				- 0.8			- 0.8	mA
1 _{OL}	Low-level output current				16			16	mA
	Pulse duration	CLK high or low	20			20			
t _W	ruise duration	PRE or CLR low	20			20			ns
lsu	Input setup time before CLK f		10			10			ns.
t _{h_}	Input hold time-data after CLK†		6			6			ns
TΑ	Operating free-air temperature		55		125	0		70	°c

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAN	METER		TEST CONDITION	ovet		SN5410)9		SN7410	9	T
	VIETER		TEST CONDITIO	ONS.	MIN	TYP‡	MAX	MIN	TYP#	MAX	UNI
VIK		VCC = MIN,	= - 12 mA				- 1.5			- 1.5	V
v _{OH}		V _{CC} = MIN, I _{OH} = - 0.8 mA	V _{IH} = 2 V,	V _{IL} = 0.8 V,	2.4	3.4		2.4	3.4		V
VOL		V _{CC} = MIN, I _{OL} = 16 mA	V _{IH} = 2 V,	V _{IL} = 0.8 V,		0.2	0.4		0.2	0.4	v
Ч		V _{CC} = MAX,	V _I = 5.5 V				1			1	mA
	J or K						40			40	
_{ин}	CLR	Voc - MAX	V ₁ ≈ 2.4 V				160			160	
	PRE or CLK						80			80	μA
	Jor ₹						- 1.6			- 1.6	
	CLR1	V MAY	W = 0.411				- 4.8			4.8	mΑ
"- <u> </u>	PRE¶	V _{CC} = MAX,	v - 0.4 V				- 3.2			- 3.2	
	CLK						- 3.2			- 3.2	
os§		V _{CC} = MAX			- 30		- 85	30		- 85	mA
CC#		VCC = MAX,	See Note 2			9	15		9	15	mA

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see note 3)

PARAMETER	FROM (INPUT)	(OUTPUT)	TEST CON	MIN	ТҮР	MAX	UNIT	
fmax					25	33		MHz
tPLH	PRE	Q				10	15	nş
TPHL		ā	R _L = 400 Ω,			23	35	ns
tPLH .	CLR	<u>a</u>		CL = 15 pF		10	15	ns
tPHL	OLIT	۵				17	25	ns
TPLH	CLK	QorQ				10	16	ns
^t PHL	OLIN	1 30.3				18	28	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

All typical values are at V_{CC} = 5 V, T_A = 25 °C.

Not more than one output should be shorted at a time.

Clear is tested with preset high and preset is tested with clear high.

Average per flip-flop.

NOTE 2: With all outputs open. I_{CC} is measured with the Ω and Q outputs high in turn. At the time of measurement, the clock input is grounded.

SN54LS109A, SN74LS109A DUAL J- \overline{K} POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR

recommended operating conditions

			S	N54LS1	09A	SI	N74LS1	09A	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcс	Supply voltage		4.5	5	5.5	4.75	5	5.25	٧
VIH	High-level input voltage	ligh-level input voltage				2			V
۷۱L	Low-level input voltage				0.7			0.8	V
ГОН	High-level output current		T		- 0,4			- 0.4	mA
IOL	Low-level output current			4			8	mA	
fclock	Clock frequency		0		25	0		25	MHz
	Pulse duration	CLK high	25			25			
t _w	ruise duration	PRE or CLR low	25			25			ns
	Saver sine before CL K t	High-level data	35			35			
t _{su}	Sctup time before CLK 1	Low-level data	25			25			ns
th	Hold time-data after CLK↑		5			5			ns
TA	Operating free-air temperature		- 55		125	0		70	°c

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

2		TEST CONDITIO	t	SP	154LS10	19A	SN	174LS10	9A	
PARAMETER	1	TEST CONDITIO	NS'	MIN	TYP‡	MAX	MIN	TYP\$	MAX	UNIT
VIK	VCC - MIN,	I _I = - 18 mA	_			- 1.5		_	_ 1.5	V
Voн	V _{CC} = MIN, I _{OH} = - 0.4 mA	V _{1H} = 2 V,	V _{IL} = MAX,	2.5	3.4		2.7	3.4		٧
	V _{CC} = MIN, I _{OL} = 4 mA	VIL = MAX,	V _{IH} = 2 V,		0.25	0,4		0.25	0.4	
VOL	V _{CC} = MIN, IQL = 8 mA	VIL = MAX,	V _{1H} = 2 V,					0.35	0.5	"
J, K or CLK	Vcc = MAX,	V ₁ = 7 V				0.1			0.1	
CLR or PRE	7 VCC - WAX,	VI - 7 V				0.2			0.2	mA
J, R or CLK	V _{CC} = MAX,	V ₁ = 2.7 V				20			20	
IH CLR or PRE	1 ACC - MIVY	V - 2,7 V				40			40	μΑ
J, K or CLK	Vcc = MAX.					- 0.4			- 0.4	
CLR or PRE	VCC - MAA.	V ₁ = 0.4 V			- 0.8			_	- 0.8	mA
OS§	VCC = MAX,	See Note 4		- 20	_	100	- 20		- 100	mA
ICC (Total)	V _{CC} = MAX,	See Note 2			4	8		4	8	mA

- 1 For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 1 All typical values are at V_{CC} = 5 V, T_A = 28°C.

 Not more than one output should be shorted at a time, and the duration of the short circuit should not exceed one second.

 NOTE 2: With all outputs open, I_{CC} is measured with the Q and Q outputs high in turn. At the time of measurement, the clock input is grounded.

 NOTE 4: For certain devices where state commutation can be caused by shorting an output to ground, an equivalent test may be performed with V_Q = 2.25 V and 2.125 V for the 54 family and the 74 family, respectively with the minimum and maximum limits reduced to one half of their stated values.

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$ (see note 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
fmax				25	33	-	MHz
^t PLH	CLR, PRE	Q or Q	$R_L = 2 k\Omega$, $C_L = 15 pF$		13	25	ns
[†] PHL	or CLK	40.4			25	40	ns

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



PACKAGE OPTION ADDENDUM

25-Mar-2023

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
JM38510/30109BEA	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 30109BEA	Samples
JM38510/30109BFA	ACTIVE	CFP	W	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 30109BFA	Samples
JM38510/30109BFA	ACTIVE	CFP	W	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 30109BFA	Samples
M38510/30109BEA	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 30109BEA	Samples
M38510/30109BEA	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 30109BEA	Samples
M38510/30109BFA	ACTIVE	CFP	W	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 30109BFA	Samples
M38510/30109BFA	ACTIVE	CFP	W	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	JM38510/ 30109BFA	Samples
SN54LS109AJ	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54LS109AJ	Samples
SN54LS109AJ	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SN54LS109AJ	Samples
SN74LS109AD	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS109A	Samples
SN74LS109AD	ACTIVE	SOIC	D	16	40	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS109A	Samples
SN74LS109ADR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS109A	Samples
SN74LS109ADR	ACTIVE	SOIC	D	16	2500	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	LS109A	Samples
SN74LS109AN	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS109AN	Samples
SN74LS109AN	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS109AN	Samples
SN74LS109ANE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS109AN	Samples
SN74LS109ANE4	ACTIVE	PDIP	N	16	25	RoHS & Green	NIPDAU	N / A for Pkg Type	0 to 70	SN74LS109AN	Samples
SN74LS109ANSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS109A	Samples

Addendum-Page 1



www.ti.com

PACKAGE OPTION ADDENDUM

25-Mar-2023

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead finish/ Ball material	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
							(6)				
SN74LS109ANSR	ACTIVE	SO	NS	16	2000	RoHS & Green	NIPDAU	Level-1-260C-UNLIM	0 to 70	74LS109A	Samples
SNJ54LS109AJ	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ54LS109AJ	Samples
SNJ54LS109AJ	ACTIVE	CDIP	J	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ54LS109AJ	Samples
SNJ54LS109AW	ACTIVE	CFP	W	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ54LS109AW	Samples
SNJ54LS109AW	ACTIVE	CFP	W	16	1	Non-RoHS & Green	SNPB	N / A for Pkg Type	-55 to 125	SNJ54LS109AW	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: That sidecontinued the production of the device.

(Panchs: Til defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. Til may reference these types of products as "Pb-Free".

RoHS Exempt: Til defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: Til defines "Green To defines" Green To denom the content of Cholorine (Cil) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature. (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(6) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a *-* will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and



PACKAGE OPTION ADDENDUM

25-Mar-2023

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LS109A, SN74LS109A :

Catalog : SN74LS109A

Military : SN54LS109A

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications


Addendum-Page 3

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2022

TAPE AND REEL INFORMATION






A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
D1	700 1 1 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2

P1 Pitch between successive cavity center

Reel Width (W1)

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*All dimensions are nominal

	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)		B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
١	SN74LS109ADR	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.1	8.0	16.0	Q1
1	SN74LS109ANSR	so	NS	16	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1

PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2022



*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LS109ADR	SOIC	D	16	2500	340.5	336.1	32.0
SN74LS109ANSR	SO	NS	16	2000	356.0	356.0	35.0



PACKAGE MATERIALS INFORMATION

www.ti.com 9-Aug-2022

TUBE



*All dimensions are nominal

Device	Package Name	Package Type	Pins	SPQ	L (mm)	W (mm)	T (µm)	B (mm)
JM38510/30109BFA	W	CFP	16	1	506.98	26.16	6220	NA
M38510/30109BFA	W	CFP	16	1	506.98	26.16	6220	NA
SN74LS109AD	D	SOIC	16	40	507	8	3940	4.32
SN74LS109AN	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS109AN	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS109ANE4	N	PDIP	16	25	506	13.97	11230	4.32
SN74LS109ANE4	N	PDIP	16	25	506	13.97	11230	4.32
SNJ54LS109AW	W	CFP	16	1	506.98	26.16	6220	NA

IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.


These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, regulatory or other requirements.

These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

Tl's products are provided subject to Tl's Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with such Tl products. Tl's provision of these resources does not expand or otherwise alter Tl's applicable warranties or warranty disclaimers for Tl products.


TI objects to and rejects any additional or different terms you may have proposed.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2023, Texas Instruments Incorporated



This controc consporant but here disposed and developed for standing of search and control control and in the control of the c

Schematic:



Pin Connection:

Pin No	Connection
1	Anode E
2	Anode D
3	Common cathode
4	Anode C
5	Anode DP
6	Anode B
7	Anode A
8	Common cathode
9	Anode F
10	Anode G



This electricis composer has been disposed and developed for developed and developed for using pill grant extract an expension of pilling pilling and a second propriet of a fine to a believe of the pilling and a second pilling pilling pilling and a second pilling p


Electrical & Optical Properties:

Properties		Test conditions		Value		Unit
Floperties		Test conditions	min.	typ.	max.	UIIIL
Dominant Wavelength	λ _{Dom}	20 mA		465		nm
Luminous Intensity	l _V	10 mA		15		mcd
Luminous Intensity	l _v	20 mA		24		mcd
Forward Voltage	V _F	20 mA		3	3.4	٧
Spectral Bandwidth	Δλ	20 mA		20		nm
Reverse Current	I _{REV}	5 V			5	μА
Luminous Intensity Matching Ratio		10 mA		2:1		

Certification:

Certification:									
RoHS Approval	Compliant [2011/65/EU&2015/863]								
REACh Approval	Conform or declared [(EC)1907/2006]								
Halogen Free	Conform [IEC 61249-2-21]								
Halogen Free	Conform [JEDEC JS709B]								


Spectral:





This electronic component has been designed and developed for usage in general electronic equipment only. This product is not authorized for use.


2. Do NJ products are entitled estigned not intended for use in assect such as mittage, accepace, addion, recolair control, submarks, transportation, and the performance of every decisions component which is used in decisional control in department and a distribution of an expension of a performance of the control control in the region thing is distributed and elitably factorized or performance on the control of the control o



This electronic composer that been designed and developed for cauge in grant electronic exposured only This product is not an advantable for case in apparent releast a ligher safely detailed and reliablly placeful or apparent only This product is reasonable producted to cause severe procured layer or death, vales to be particular to perform the product in a secondary producted to cause severe procured layer or death, vales to be particular to perform the product in a secondary producted to cause severe procured layer or death, vales to be particular to perform the producted to cause severe procured layer or death, vales to be particular to perform the procured to perform the production of the production o




The decisions' composer the laver discipled and developed for using the grand address's explained and the evidence of the proposal and the evidence of the evidence of the proposal and the evidence of the evidence of



This decinic conjuvered but here disposed and developed for sample and developed for sample and processing and

Classification Reflow Profile for SMT components:



Classification Reflow Soldering Profile:

Profile Feature		Value
Preheat Temperature Min	T _{s min}	150 °C
Preheat Temperature Max	T _{s max}	200 °C
Preheat Time t _s from T _{s min} to T _{s max}	t _s	max. 60 - 120 seconds
Ramp-up Rate (T _L to T _p)		3 °C/ second max.
Liquidous Temperature	TL	217 °C
Time t _L maintained above T _L	t	max. 60 seconds
Peak package body temperature	Tp	$T_p \le T_c$, see Table below
Time within 5°C of actual peak temperature		max. 10 seconds
Ramp-down Rate (T _P to T _L)		6 °C/ second max.
Time 25°C to peak temperature		max. 220 seconds

refer to IPC/ JEDEC J-STD-020E

Package Classification Reflow Temperature (T_c):

Properties	Volume mm³ <350	Volume mm ³ 350-2000	Volume mm³ >2000			
PB-Free Assembly I Package Thickness < 1.6 mm	260 °C	260 °C	260 °C			
PB-Free Assembly I Package Thickness 1.6 mm - 2.5 mm	260 °C	250 °C	245 °C 245 °C			
PB-Free Assembly I Package Thickness > 2.5 mm	250 °C	245 °C				
Applied cycles	2 cycles max.					

refer to IPC/ JEDEC J-STD-020E



This electronic composer that been disapped and developed for usage in ground electronic explayment only. This product is not an advantable for can in explanent when a believe and initially particular is exposed by qualities of the product is managed by the control of the product is made and the product in the product in the product is made and the product in the product in the product is made and the product in the product in the product in the product in the product is made and the product in the product in the product is made and the product in t

Cautions and Warnings:

The following conditions apply to all goods within the product series of Optoelectronic Components of Würth Elektronik eiSos GmbH & Co. KG:

General:

- This oppositectoric component is designed and manufactured for use in general electronic equipment.

 Writh Elektronic manufactured for use in general electronic equipment.

 Writh Elektronic manufactured for written approved (following the POPP procedure) before incorporating the components into any equipment in felds such as military, exempsion, askinton, tucker control, standing terranger for users (justice outrol), train control, ship control, transportation signal, disaster prevention, medical, public information network, etc. where higher safety and reliability are especially megulier and/or if them is the possibility of ender changes or human injury.

 Optoelectronic components that will be used in safety-critical or high-reliability applications, should be pre-evaluated by the customer. The optoelectronic components designed and manufactured to be used within the databatest explicit values. If the usage and operation conditions specified in the databatest are not met, the vivine insulation may be damaged or dissolved.

 Writh Elektronik products are qualified according to international standards, which are listed in each product reliability report. With Elektronik products are qualified according to international standards, which are listed in each product reliability report. With standards and the product characteristics beyond With Elektronics specifications, for its validity and sustainability over time.

 The responsibility for the applicationility of the customer specific products and use in a particular customer design is always within the authority of the customer.

The solder profile must comply with the technical product specifications. All other profiles will void the warranty.
 All other soldering methods are at the customers' own risk.

Cleaning and Washing:

- Washing agents used during the production to clean the customer application might damage or change the characteristics of the
 optoelectronic component body, marking or plating. Washing agents may have a negative effect on the long-term functionality of the
 product.
- product.

 Using a brush during the cleaning process may break the optoelectronic component body. Therefore, we do not recommend using a brush during the PCB cleaning process.

Potting:

If the product is potted in the customer application, the potting material might shrink or expand during and after hardening. Shrinking
could lead to an incomplete seak, allowing contaminents into the opticiation component body, prior or termination. Expansion could
damage the components. We recommend a annual respection after potting to avoid these effects.

Storage Conditions:

- A storage of Würth Elektronik products for longer than 12 months is not recommended. Within other effects, the terminals may suffer
 degradation, resulting in bad solderability. Therefore, all products shall be used within the period of 12 months based on the day of
- sempment.

 Do not expose the optoelectronic component to direct sunlight.

 The storage conditions in the original packaging are defined according to DIN EN 61780-2.

 For a mostluse resemble component, he storage condition in the original packaging is defined according to PO/EDEC-J-STD-033. It is also recommended to return the optoelectronic component to the original packaging and research the mostupe poor bag again.

 The storage conditions statist in the original packaging apply to the storage time and not to the transportation time of the components.

The packaging specifications apply only to purchase orders comprising whole packaging units. If the ordered quantity exceeds or is lower than the specified packaging unit, packaging in accordance with the packaging specifications cannot be ensured.

- Woldston of the technical product specifications such as exceeding the nominal rated current, will void the warranty.

 The product design may influence the automatic optical inspection.

 Certain optication components surfaces consist of start insteaded. Pressure on the top surface has to be handled carefully to prevent negative influence to the function and reliability of the opticationic components.

 ESD prevention methods need to be applied for manual handling and processing by machinery.

 Resistors for protection are obligatory.

 Luminalism in operation may harm human vision or sikn on a photo-biological level. Therefore direct light impact shall be avoided. All products are additionally certified as risk groups 0 to 2 according to DNI EN 62471-2008.

 In addition to opticate cronscriptions testings, products incorporating these devices have to comply with the safety precuutions given in EC 680825-1, EC 624771 and EC 62778

 Please be aware that Photocute provided in bulk packaging may get bent and might lead to derivations from the mechanical manufacturing tolerances mentioned in our datasheet, which is not considered to be a material defect.

Technical specification:

- The typical and/or calculated values and graphics of technical parameters can only reflect statistical figures. The actual parameters of each single product, may differ from the typical and/or calculated values or the typical characteristic line.
 On each rea, for yon oe bin is sorted and taped. The bin is defined on intensity, chromaticity coordinate or vaevelength and forward



This electronic component has been designed and developed for usage in general electronic equipment only. This product is not authorized for use in Co-Nij products are neither designed nor intended for use in axes such as military, acrospace, availation, reclaise control, submarine, transportation must be centromed on every electronic component which is used in electrical circuits that require light parties and every electronic products on the control of the control

- voltage.

 In order to ensure highest availability, the real binning of standard deliveries can vary. A single bin cannot be ordered. Please contact us in advance, if you need a particular bin sorting before placing your order.

 Test conditions are measured at the placed current with pulse duration < 50ms.

 Test conditions are measured at the placed current with pulse duration < 50ms.

 Optical tensity inhearmous under measurement conditions a 15%.

 Forward voltage tolerance under measurement conditions ± 0.2V.

These cautions and warnings comply with the state of the scientific and technical knowledge and are believed to be accurate and reliable. However, no responsibility is assumed for inaccuracies or incompleteness.



This electronic component has been designed and developed for usage in general electronic againment only. This product is not authorized for use in eq. 8.C bit 30 products are neither designed nor intended for use in swea such is military, aerospace, autition, exclare control; submarine, transportation (au must be performed on every electronic component electric lauxiliant in electrical control that register light selfund and reliability incredits and reliability incredits and reliability incredits or performance.

Important Notes

The following conditions apply to all goods within the product range of Würth Elektronik eiSos GmbH & Co. KG:

1. General Customer Responsibility

Some goods within the product range of Würth Elektronik elSos GmbH 8.0o. KG contain statements regarding general suitability for certain application areas. These statements about suitability are based on our knowledge and experience of typical requirements concerning the areas. sever as general guidance and cannot be estimated as influing statements about the suitability for a customer application. The responsibility for the applicability and use in a particular customer design is always solely within the authority of the customer. Due to this fact it is up to the customer to evaluate, where appropriate to investigate and decide whether the device with the specific product characteristic described in the product specification is valid and statisfied for the respective assistmen application or not.

Elektronic description of the product application or sold and statisfied for the respective assistmen application or not.

2. Customer Responsibility related to Specific, in particular Safety-Relevant Applications

It has to be clearly pointed out that the possibility of a malfunction of electronic components or failure before the end of the usual lifetime cannot be completely eliminated in the current state of the art, even if the products are operated within the range of the specifications, in local nustioner applications requiring a very high level of safety and especially in customer applications in which the malfunction or failure of an electronic component could entanger furuman life or health in must be ensured by most advanced technological and of suitable design of the customer application that no injury or damage is caused to third parties in the event of malfunction or failure of an electronic component. Therefore, austioner is caudined to verify that data sheets are current before placing orders. The current data sheets can be downloaded at www.we-online.com.

Any product-specific notes, cautions and warnings must be strictly observed. Any disregard will result in the loss of warranty

Some products within the product range may contain substances which are subject to restrictions in certain jurisdictions in order to serve specific bothnical requirements. Necessary information is available on request, in this case the field sales engineer or the internal sales person in change should be contacted who with be happy to support in this matter.

5. Product R&D

Due to constant product improvement product specifications may change from time to time. As a standard reporting procedure of the Product Change Notification (PON) according to the LEGEC-Standard inform about minor and major changes. In case of further queries regarding the PON, the field sales engingine or the internal sales person in charge should be contacted. The basic responsibility of the customer as per Section 1 and 2 remains unaffected.

6. Product Life Cycle

Due to technical progress and economical evaluation we also reserve the right to discontinue production and delivery of products. As a standard reporting procedure of the Product Termination Notification PTN according to the use DEDC-Standard we will inform at an early stage about inevitable product discontinuance. According to this vace cannot quaranter that all products within our product range will always be available. Therefore it needs to be verified with the field sales engineer or the internal sales person in charge about the current product are alternation design-in disposals is considered. The approach named above does not apply in the case of individual agreements deviating from the foregoing for customer-specific products.

All the rights for contractual products produced by Würth Elektronik elSts GmbH & Co. KG on the basis of Ideas, development contracts as well as models or templates that are subject to copyright, patent or commercial protection supplied to the customer will remain with Würth Elektronik elSts GmbH & Co. KG does not warrant or epresent that any license, either expressed or implied, is granted under any patent right, copyright, mask work right, or other right-leading to any combination, application, or process in which Würth Elektronik elSts GmbH & Co. KG components or services are used.

8. General Terms and Conditions

Unless otherwise agreed in individual contracts, all orders are subject to the current version of the "General Terms and Conditions of Würth Elektronik eißes Group", last version available at www.we-online.com.

6 6		PLD	001.000	2022-03-04	DIN ISO 2768-1m		PROJECTEN HETHOD	-
SOMES SEACE HALDCEN COMMISSION (COMMISSION 1 180)	Wildth Fleidmolik offos GmhH & Co. KG			gments Di	splay			
WURTH ELEKTRONIK EMC 8. Inductive Solutions Make Egib 32x : 1 ELEKTRONIK ELEKTRONIK ELEKTRONIK	EMC & Inductive Solutions Max-Eyth-Str. 1	SMT Si	ngle Di	git		157	102B12700	
MORE THAN YOU EXPECT	Tal. +49 (0) 79 42 945 - 0 www.we-online.com elSestive-online.com	922719E 0.2*			ePal	status Valid		10/10

This describes compared than the discipled and descriped for stage in general electricies, expaired and for secondary or any flow, and the secondary or any flow o

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

Wurth Elektronik: 157102B12700

INTEGRATED CIRCUITS

DATA SHEET

For a complete data sheet, please also download:

- The IC06 74HC/HCT/HCU/HCMOS Logic Family Specifications
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Information
- The IC06 74HC/HCT/HCU/HCMOS Logic Package Outlines

74HC/HCT2383-to-8 line decoder/demultiplexer

Product specification
File under Integrated Circuits, IC06

December 1990

Philips Semiconductors





3-to-8 line decoder/demultiplexer

74HC/HCT238

FEATURES

- · Demultiplexing capability
- Multiple input enable for easy expansion
- Ideal for memory chip select decoding
- · Active HIGH mutually exclusive outputs
- · Output capability: standard
- I_{CC} category: MSI

GENERAL DESCRIPTION

The 74HC/HCT238 are high-speed Si-gate CMOS devices and are pin compatible with low power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard no. 7A.

The 74HC/HCT238 decoders accept three binary weighted address inputs (A $_0$, A $_1$, A $_2$) and when enabled, provide 8 mutually exclusive active HIGH outputs $(Y_0 \text{ to } Y_7).$

The "238" features three enable inputs: two active LOW $(\overline{E}_1 \text{ and } \overline{E}_2)$ and one active HIGH (E_3) . Every output will be LOW unless \overline{E}_1 and \overline{E}_2 are LOW and E_3 is HIGH.

This multiple enable function allows easy parallel expansion of the "238" to a 1-of-32 (5 lines to 32 lines) decoder with just four "238" ICs and one inverter.

The "238" can be used as an eight output demultiplexer by using one of the active LOW enable inputs as the data input and the remaining enable inputs as strobes. Unused enable inputs must be permanently tied to their appropriate active HIGH or LOW state.

The "238" is identical to the "138" but has non-inverting outputs.

QUICK REFERENCE DATA

GND = 0 V; T_{amb} = 25 °C; t_r = t_f = 6 ns

SYMBOL	PARAMETER	CONDITIONS	Т	TYPICAL			
STINIBUL	PARAMETER	CONDITIONS	НС	нст	UNIT		
t _{PHL} / t _{PLH}	propagation delay	C _L = 15 pF; V _{CC} = 5 V					
	A _n to Y _n		14	18	ns		
	E ₃ to Y _n		16	20	ns		
	\overline{E}_n to Y_n		17	21	ns		
Cı	input capacitance		3.5	3.5	pF		
C _{PD}	power dissipation capacitance per package	notes 1 and 2	72	76	pF		

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μW):

 P_D = $C_{PD} \times V_{CC}{}^2 \times f_i + \sum$ $(C_L \times V_{CC}{}^2 \times f_o)$ where:

 f_i = input frequency in MHz

 f_o = output frequency in MHz

 $\sum (C_L \times V_{CC}^2 \times f_o) = \text{sum of outputs}$

C_L = output load capacitance in pF

V_{CC} = supply voltage in V

2. For HC the condition is $V_I = GND$ to V_{CC}

For HCT the condition is V_I = GND to V_{CC} – 1.5 V

ORDERING INFORMATION


See "74HC/HCT/HCU/HCMOS Logic Package Information".


3-to-8 line decoder/demultiplexer


74HC/HCT238

PIN DESCRIPTION

PIN NO.	SYMBOL	NAME AND FUNCTION
1, 2, 3	A ₀ to A ₂	address inputs
4, 5	$\overline{E}_1, \overline{E}_2$	enable inputs (active LOW)
6	E ₃	enable input (active HIGH)
8	GND	ground (0 V)
15, 14, 13, 12, 11, 10, 9, 7	Y ₀ to Y ₇	outputs (active HIGH)
16	V _{CC}	positive supply voltage









3-to-8 line decoder/demultiplexer

74HC/HCT238





FUNCTION TABLE

	INPUTS						OUTPUTS								
E ₁	E ₂	E ₃	A ₀	A ₁	A ₂	Y ₀	Y ₁	Y ₂	Y ₃	Y ₄	Y ₅	Y ₆	Y ₇		
Н	Х	Х	Х	Х	Х	L	L	L	L	L	L	L	L		
X	Н	X	X	X	X	L	L	L	L	L	L	L	L		
X	X	L	Х	X	X	L	L	L	L	L	L	L	L		
L	L	Н	L	L	L	Н	L	L	L	L	L	L	L		
L	L	Н	Н	L	L	L	Н	L	L	L	L	L	L		
L	L	Н	L	Н	L	L	L	Н	L	L	L	L	L		
L	L	Н	Н	Н	L	L	L	L	Н	L	L	L	L		
L	L	Н	L	L	Н	L	L	L	L	Н	L	L	L		
L	L	Н	Н	L	Н	L	L	L	L	L	Н	L	L		
L	L	Н	L	Н	Н	L	L	L	L	L	L	Н	L		
L	L	Н	Н	Н	Н	L	L	L	L	L	L	L	Н		

Note

H = HIGH voltage level
 L = LOW voltage level
 X = don't care

3-to-8 line decoder/demultiplexer

74HC/HCT238

DC CHARACTERISTICS FOR 74HC

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard I_{CC} category: MSI

AC CHARACTERISTICS FOR 74HC

 $GND = 0 \text{ V; } t_r = t_f = 6 \text{ ns; } C_L = 50 \text{ pF}$

		T,				C)				TEST CONDITIONS		
SYMBOL	PARAMETER				74HC	;					WAVEFORMS	
STIVIBUL	PARAMETER		+25		-40 to +85		-40 to +125		UNIT	V _{CC} (V)	WAVEFORING	
		min.	typ.	max.	min.	max.	min.	max.		(' '		
t _{PHL} / t _{PLH}	propagation delay A _n to Y _n		47 17 14	150 30 26		190 38 33		225 45 38	ns	2.0 4.5 6.0	Fig.6	
t _{PHL} / t _{PLH}	propagation delay E ₃ to Y _n		52 19 15	160 32 27		200 40 34		240 48 41	ns	2.0 4.5 6.0	Fig.6	
t _{PHL} / t _{PLH}			50 18 14	155 31 26		195 39 33		235 47 40	ns	2.0 4.5 6.0	Fig.7	
t _{THL} / t _{TLH}	output transition time		19 7 6	75 15 13		95 19 16		110 22 19	ns	2.0 4.5 6.0	Figs 6 and 7	

December 1990

5

3-to-8 line decoder/demultiplexer

74HC/HCT238

DC CHARACTERISTICS FOR 74HCT

For the DC characteristics see "74HC/HCT/HCU/HCMOS Logic Family Specifications".

Output capability: standard $I_{\rm CC}$ category: MSI

Note to HCT types

The value of additional quiescent supply current (ΔI_{CC}) for a unit load of 1 is given in the family specifications. To determine ΔI_{CC} per input, multiply this value by the unit load coefficient shown in the table below.

INPUT	UNIT LOAD COEFFICIENT
A _n	0.70
E _n	0.40
E ₃	1.45

AC CHARACTERISTICS FOR 74HCT


 $GND=0~V;~t_r=t_f=6~ns;~C_L=50~pF$

SYMBOL	PARAMETER	T _{amb} (°C) 74HCT							LINUT	TEST CONDITIONS	
											WAVEFORMS
		+25			-40 to +85		-40 to +125		UNIT	V _{CC} (V)	WAVEFORMS
		min.	typ.	max.	min.	max.	min.	max.		(-,	
t _{PHL}	propagation delay A _n to Y _n		21	35		44		53	ns	4.5	Fig.6
t _{PLH}	propagation delay A _n to Y _n		17	35		44		53	ns	4.5	Fig.6
t _{PHL}	propagation delay E ₃ to Y _n		22	37		46		56	ns	4.5	Fig.6
t _{PLH}	propagation delay E ₃ to Y _n		18	37		46		56	ns	4.5	Fig.6
t _{PHL}			21	35		44		53	ns	4.5	Fig.7
t _{PLH}			18	35		44		53	ns	4.5	Fig.7
t _{THL} / t _{TLH}	output transition time		7	15		19		22	ns	4.5	Figs 6 and 7


3-to-8 line decoder/demultiplexer

74HC/HCT238

AC WAVEFORMS



 $\label{eq:Fig.6} Fig. 6 \quad \text{Waveforms showing the address input } (A_n) \text{ and enable input } (E_3) \text{ to output } (Y_n) \text{ propagation delays and the output transition times}.$



PACKAGE OUTLINES

See "74HC/HCT/HCU/HCMOS Logic Package Outlines".

Bibliografía

[1] Atmel Corporation, 8-bit AVR Microcontroller with 2/4K Bytes In-System Programable Flash, 2011.