Appendix A: VHDL'93 AND VHDL'87 SYNTAX SUMMARY

```
abstract_literal ::= decimal_literal | based_literal
                                                                  architecture_body ::=
                                                                     architecture identifier of entity_name is
                                                                                       architecture_declarative_part
access_type_definition ::= access subtype_indication
                                                                     begin
actual_designator ::=
                                                                                        architecture_statement_part
     expression
                                                                     end [ architecture ] [ architecture_simple_name ];
     | signal_name
     | variable_name
                                                                  architecture_declarative_part ::=
                                                                       { block_declarative_item }
     | file_name
     open
                                                                  architecture_statement_part ::=
actual_parameter_part ::= parameter association list
                                                                       { concurrent_statement }
                                                                  array_type_definition ::=
actual_part ::=
     actual_designator
                                                                       unconstrained_array_definition |
                                                                       constrained_array_definition
     | function_name ( actual_designator )
     | type_mark ( actual_designator )
                                                                  assertion ::=
adding_operator ::= + | - | &
                                                                       assert condition
                                                                                        [ report expression ]
                                                                                        [ severity expression ]
aggregate ::=
     ( element_association { , element_association } )
                                                                  assertion_statement ::= [label:] assertion;
alias_declaration ::=
     alias alias_designator [ : subtype_indication ] is
                                                                  association_element ::=
                              name [ signature ];
                                                                       [formal_part => ] actual_part
alias_designator ::= identifier | character_literal |
                                                                  association list ::=
                   operator_symbol
                                                                       association_element { , association_element }
allocator ::=
                                                                  attribute_declaration ::=
     new subtype_indication
                                                                       attribute identifier: type_mark;
     | new qualified_expression
```

attribute_designator ::= attribute_simple_name	shared_variable_declaration file_declaration
attribute_name ::=	alias_declaration
prefix [signature] ' attribute_designator	component_declaration
[(expression)]	attribute_declaration
((attribute_specification
attribute_specification ::=	configuration_specification
attribute attribute_designator of	disconnection_specification
entity_specification is expression;	use_clause
entity_specification is expression,	
hase ::= integer	group_template_declaration group_declaration
base ::= integer	group_declaration
base_specifier ::= B O X	block_declarative_part ::=
• •	{ block_declarative_item }
base_unit_declaration ::= identifier ;	` /
	block_header ::=
based_integer ::=	[generic_clause
extended_digit { [underline] extended_digit }	[generic_map_aspect ;]]
oxionada_aigit ({ airadi iirid oxionada_aigit }	[port_clause
based_literal ::=	[port_map_aspect ;]]
base # based_integer [. based_integer] #	[porcinap_aspect,]]
	block enceification ::-
[exponent]	block_specification ::=
hasia abanastar	architecture_name
basic_character ::=	block_statement_label
basic_graphic_character format_effector	generate_statement_label
	[(index_specification)]
basic_graphic_character ::=	
upper_case_letter digit special_character	block_statement ::=
space_character	block_label :
	block [(guard_expression)] [is]
basic_identifier ::=	block_header
letter { [underline] letter_or_digit }	block_declarative_part
	begin
binding_indication ::=	block_statement_part
[use entity_aspect]	end block [block_label] ;
[generic_map_aspect]	ond brook [brook_labor] ;
[port_map_aspect]	block_statement_part ::=
(L Z)	{ concurrent_statement }
bit_string_literal ::= base_specifier " bit_value "	{ concurrent_statement }
an_oung_moral bass_sposmor bit_raids	case statement ::=
bit_value ::= extended_digit { [underline]	[case_label :]
extended_digit }	
exteriaca_aigit }	case expression is
block configuration ::=	case_statement_alternative
block_configuration ::=	{ case_statement_alternative }
for block_specification	end case [case_label] ;
{ use_clause }	
{ configuration_item }	case_statement_alternative ::=
end for ;	when choices =>
	sequence_of_statements
block_declarative_item ::=	
subprogram_declaration	character_literal ::= ' graphic_character '
subprogram_body	• • -
type_declaration	
subtype_declaration	
constant_declaration	
signal declaration	

choice ::=	
simple_expression	concurrent_statement ::=
discrete_range	block_statement
element_simple_name	process_statement
others	concurrent_procedure_call_statement
Common	concurrent_assertion_statement
choices ::= choice (Lehoice)	concurrent_signal_assignment_statement
choices ::= choice { choice }	component_instantiation_statement
component_configuration ::= VHDL'87	generate_statement
for component_specification	
[use binding_indication ;]	condition ::= boolean_expression
[block_configuration]	
end for ;	condition_clause ::= until condition
component_configuration ::= VHDL'93	conditional_signal_assignment ::=
for component_specification	target <= options
[binding_indication;]	conditional_waveforms;
[block_configuration]	oonalastanareterne,
	conditional_waveforms ::=
end for ;	
	{ waveform when condition else }
component_declaration ::=	waveform [when condition]
component identifier [<u>is</u>]	
[local_generic_clause]	configuration_declaration ::=
[local_port_clause]	configuration identifier of entity_name is
<pre>end component [component_simple_name] ;</pre>	configuration_declarative_part
······································	block_configuration
component_instantiation_statement ::= VHDL'87	end [configuration]
	[configuration_simple_name] ;
instantiation_label:	[comiguration_simple_name] ,
component_name	e e l. l. e . H
[generic_map_aspect]	configuration_declarative_item ::=
[port_map_aspect] ;	use_clause
	attribute_specification
	group_declaration
component_instantiation_statement ::= VHDL'93	
instantiation_label :	configuration_declarative_part ::=
instantiated_unit	{ configuration_declarative_item }
	(comigaration_dociaratio_norm)
[generic_map_aspect]	configuration item ::=
[port_map_aspect] ;	configuration_item ::=
	block_configuration
component_specification ::=	component_configuration
instantiation_list : component_name	
	configuration_specification ::= VHDL'87
composite_type_definition ::=	for component_specification use
array_type_definition	binding_indication;
record_type_definition	<u></u> ,
[record_type_definition	configuration_specification ::= VHDL'93
	for component_specification binding_indication
concurrent_assertion_statement ::=	for component_specification binding_indication
[label :] [postponed] assertion ;	
	constant_declaration ::=
concurrent_procedure_call_statement ::=	constant identifier_list : subtype_indication
[label :] [postponed] procedure_call ;	[:= expression] ;
f 1 f dramatican 1 land	• • •
concurrent_signal_assignment_statement ::=	constrained_array_definition ::=
	array index_constraint of
[label :] [postponed]	element_subtype_indication
conditional_signal_assignment	eleliletit_subtype_ittulcation
[label :] [postponed]	
selected_signal_assignment	

```
constraint ::=
                                                                 entity_aspect ::=
                                                                       entity entity_name [ ( architecture_identifier) ]
     range_constraint
     I index constraint
                                                                      configuration configuration_name
context_clause ::= { context_item }
                                                                 entity_class ::=
context item ::=
                                                                      entity | architecture | configuration
     library_clause
                                                                      | procedure | function
                                                                                                    | package
     use_clause
                                                                                   subtype
                                                                      type
                                                                                                    constant
                                                                      signal
                                                                                   I variable
                                                                                                    component
decimal_literal ::= integer [ . integer ] [ exponent ]
                                                                                   literal
                                                                                                    units
                                                                      label
                                                                      group
                                                                                   | file
declaration ::=
     type declaration
                                                                 entity class entry ::= entity class [ <> ]
     | subtype_declaration
                                                                 entity class entry list ::=
      object_declaration
      interface_declaration
                                                                      entity class entry { , entity class entry }
     alias_declaration
     attribute_declaration
                                                                 entity declaration ::=
     component declaration
                                                                      entity identifier is
     group_template_declaration
                                                                           entity_header
                                                                           entity_declarative_part
      group_declaration
      entity_declaration
                                                                    begin
      configuration declaration
                                                                            entity_statement_part ]
      subprogram declaration
                                                                      end [ entity ] [ entity_simple_name ];
     | package_declaration
                                                                 entity_declarative_item ::=
delay_mechanism ::= -- VHDL'93
                                                                      subprogram_declaration
     transport
                                                                      | subprogram_body
     [ reject time_expression ] inertial
                                                                      type_declaration
                                                                      I subtype declaration
design_file ::= design_unit { design_unit }
                                                                      | constant_declaration
                                                                      signal_declaration
design_unit ::= context_clause library_unit
                                                                      shared_variable_declaration
                                                                      | file_declaration
designator ::= identifier | operator_symbol
                                                                      alias_declaration
                                                                      attribute_declaration
direction ::= to | downto
                                                                       attribute_specification
                                                                       disconnection_specification
disconnection_specification ::=
                                                                      Luse clause
     disconnect guarded_signal_specification after
                                                                      | group_template_declaration
        time_expression;
                                                                      group_declaration
discrete_range ::= discrete_subtype_indication | range
                                                                 entity_declarative_part ::=
element association ::=
                                                                      { entity_declarative_item }
     [ choices => ] expression
                                                                 -- VHDL'87
element_declaration ::=
                                                                 entity_designator ::= simple_name | operator_symbol
     identifier_list : element_subtype_definition ;
                                                                 -- VHDL'93
                                                                 entity_designator ::= entity_tag [ signature ]
element_subtype_definition ::= subtype_indication
```

```
entity_header ::=
                                                                   -- VHDL'87
                                                                   file_declaration ::=
     [ formal_generic_clause ]
                                                                        file identifier : subtype_indication is [ mode ]
     [ formal_port_clause ]
                                                                          file_logical_name;
                                                                   -- VHDL'93
entity_name_list ::=
     -entity_designator { , entity_designator }
                                                                   file declaration ::=
                                                                        file identifier_list : subtype_indication
     others
                                                                           file_open_information ];
     all
                                                                   file_logical_name ::= string_expression
entity_specification ::=
     entity_name_list : entity_class
                                                                   -- VHDL'93
                                                                   file_open_information ::=
entity_statement ::=
                                                                        [ open file_open_kind_expression ] is
      concurrent_assertion_statement
                                                                          file_logical_name
      | passive_concurrent_procedure_call_statement
      | passive_process_statement
                                                                   file_type_definition ::=
                                                                        file of type_mark
entity_statement_part ::=
     { entity_statement }
                                                                   floating_type_definition := range_constraint
-- VHDL'93
                                                                   formal_designator ::=
entity_tag :: simple_name | character_literal |
                                                                         generic_name
    operator_symbol
                                                                         | port_name
                                                                         | parameter_name
enumeration literal ::= identifier | character_literal
                                                                   formal_parameter_list ::= parameter_interface_list
enumeration_type_definition ::=
     ( enumeration_literal { , enumeration_literal } )
                                                                   formal_part ::=
                                                                         formal_designator
                                                                         | function_name ( formal_designator )
exit statement ::=
      [label:] exit [loop_label][when condition];
                                                                         | type_mark ( formal_designator )
exponent ::= E [ + ] integer | E - integer
                                                                   full_type_declaration ::=
                                                                         type identifier is type_definition;
expression ::=
       relation { and relation }
                                                                   function call ::=
      | relation { or relation }
                                                                         function_name [ ( actual_parameter_part ) ]
      { relation { xor relation }
                                                                   -- VHDL'87
      | relation [ nand relation ]
                                                                   generate_statement ::=
      | relation [ nor relation ]
      | relation { xnor relation }
                                                                         generate_label : generation_scheme generate
                                                                          {concurrent_statement}
extended_digit ::= digit | letter
                                                                         end generate [ generate_label ];
extended identifier ::=
                                                                   -- VHDL'93
                                                                   generate_statement ::=
      \ graphic character { graphic character } \
                                                                         generate_label:
factor ::=
                                                                              generation_scheme generate
      primary [ ** primary ]
                                                                                 [ { block_declarative_item }
      abs primary
                                                                              begin ]
      | not primary
                                                                                 { concurrent_statement }
                                                                               end generate [ generate_label ];
```

```
generation_scheme ::=
                                                                    index_constraint ::= ( discrete_range
     for generate_parameter_specification
                                                                                           { , discrete_range } )
     | if condition
                                                                    index_specification ::=
generic_clause ::=
                                                                         discrete_range
     generic ( generic_list ) ;
                                                                         | static_expression
                                                                    index_subtype_definition ::= type_mark range <>
generic list ::= generic interface list
                                                                    indexed_name ::= prefix ( expression { , expression } )
generic_map_aspect ::=
     generic map ( generic_association_list )
                                                                    -- VHDL'93
                                                                    instantiated_unit ::=
graphic character ::=
     basic_graphic_character
                                  | lower_case_letter |
                                                                         [ component ] component_name
     other_special_character
                                                                          entity entity_name [ ( architecture_identifier ) ]
                                                                         | configuration configuration_name
group_constituent ::= name | character_literal
                                                                    instantiation_list ::=
group constituent list ::= group constituent
                                                                         instantiation_label { , instantiation_label }
       { , group_constituent }
                                                                         | others
                                                                         | all
group_declaration ::=
     group identifier : group_template_name
                                                                    integer ::= digit { [ underline ] digit }
       ( group_constituent_list );
                                                                    integer_type_definition ::= range_constraint
group_template_declaration ::=
     group identifier is ( entity_class_entry_list );
                                                                    interface_constant_declaration ::=
                                                                         [ constant ] identifier_list : [ in ]
                                                                          subtype_indication [ := static_expression ]
quarded signal specification ::=
     guarded_signal_list: type_mark
                                                                    interface_declaration ::=
                                                                         interface_constant_declaration
-- VHDL'87
                                                                         | interface_signal_declaration
identifier ::=
                                                                          | interface_variable_declaration
     letter { [ underline ] letter_or_digit }
                                                                         I interface file declaration
-- VHDL'93
                                                                    interface_element ::= interface_declaration
identifier ::=
     basic_identifier | extended_identifier
                                                                    -- VHDL'93
                                                                    interface file declaration ::=
identifier_list ::= identifier { , identifier }
                                                                         file identifier_list : subtype_indication
if statement ::=
                                                                    interface_list ::=
     [ if_label : ]
                                                                         interface_element { ; interface_element }
           if condition then
                                                                    interface_signal_declaration ::=
             sequence_of_statements
                                                                         [signal] identifier_list : [ mode ]
           { elsif condition then
                                                                        subtype_indication [ bus ] [ := static_expression ]
             sequence_of_statements }
                                                                    interface_variable_declaration ::=
             sequence_of_statements ]
                                                                         [variable] identifier_list : [ mode ]
           end if [ if_label ];
                                                                        subtype_indication [ := static_expression ]
incomplete_type_declaration ::= type identifier;
                                                                    iteration_scheme ::=
                                                                         while condition
                                                                         | for loop_parameter_specification
```

| signal_declaration

```
| variable_declaration
label ::= identifier
                                                                      | file_declaration
                                                                 operator_symbol ::= string_literal
letter ::= upper_case_letter | lower_case_letter
                                                                 -- VHDL'87
letter_or_digit ::= letter | digit
                                                                 options ::=
library_clause ::= library logical_name_list;
                                                                      [ guarded ] [ transport ]
                                                                 -- VHDL'93
library_unit ::=
                                                                 options ::= [ guarded ] [ delay_mechanism ]
     primary_unit
     secondary_unit
                                                                 package_body ::=
literal ::=
                                                                     package body package_simple_name is
                                                                            package_body_declarative_part
     numeric_literal
                                                                     end [ package body ] [ package_simple_name ];
     | enumeration_literal
     | string_literal
                                                                 package_body_declarative_item ::=
     | bit_string_literal
                                                                      subprogram_declaration
     null
                                                                      | subprogram_body
logical_name ::= identifier
                                                                       type_declaration
                                                                       subtype_declaration
                                                                       constant_declaration
logical_name_list ::= logical_name { , logical_name }
                                                                       shared_variable_declaration
                                                                       file_declaration
logical_operator ::= and | or | nand | nor | xor | xnor
                                                                       alias_declaration
loop_statement ::= [ loop_label : ]
                                                                       use_clause
           [iteration_scheme] loop
                                                                       | group_template_declaration
             sequence_of_statements
                                                                       group_declaration
           end loop [ loop_label ];
                                                                 package_body_declarative_part ::=
miscellaneous_operator ::= ** | abs | not
                                                                      { package_body_declarative_item }
mode ::= in | out | inout | buffer | linkage
                                                                 package_declaration ::=
                                                                       package identifier is
multiplying_operator ::= * | / | mod | rem
                                                                            package_declarative_part
                                                                       end [ package ] [ package_simple_name ] ;
name ::=
     simple_name
                                                                 package_declarative_item ::=
     | operator_symbol
                                                                       subprogram_declaration
     | selected_name
                                                                       | type_declaration
     | indexed_name
                                                                       | subtype_declaration
     | slice_name
                                                                        constant_declaration
     | attribute_name
                                                                        signal_declaration
                                                                        shared_variable_declaration
next_statement ::=
                                                                        file_declaration
     [label:] next [loop_label] [when condition];
                                                                        alias_declaration
                                                                        component_declaration
null_statement ::= [ label : ] null ;
                                                                        attribute_declaration
                                                                        attribute_specification
numeric_literal ::=
                                                                        | disconnection_specification
      abstract_literal
                                                                        use_clause
      | physical_literal
                                                                       group_template_declaration
object_declaration ::=
                                                                       group_declaration
      constant_declaration
```

```
package_declarative_part ::=
                                                                        | variable_declaration
     { package_declarative_item }
                                                                         file_declaration
                                                                         alias_declaration
parameter_specification ::=
                                                                         attribute_declaration
     identifier in discrete_range
                                                                         attribute_specification
                                                                         use_clause
physical_literal ::= [ abstract_literal ] unit_name
                                                                        group_template_declaration
                                                                        group_declaration
physical_type_definition ::=
     range_constraint
                                                                  process_declarative_part ::=
           units
                                                                        { process_declarative_item }
             base_unit_declaration
             { secondary_unit_declaration }
                                                                  process_statement ::=
           end units [ physical_type_simple_name ]
                                                                     [ process_label : ]
                                                                        [ postponed ] process [ ( sensitivity_list ) ] [ is ]
port_clause ::=
                                                                         process_declarative_part
     port ( port_list );
                                                                         process_statement_part
port_list ::= port_interface_list
                                                                        end [ postponed ] process [ process_label ] ;
port_map_aspect ::=
                                                                  process_statement_part ::=
     port map ( port_association_list )
                                                                        { sequential_statement }
prefix ::=
                                                                  qualified_expression ::=
                                                                        type_mark ' ( expression )
     | function_call
                                                                        | type_mark ' aggregate
primary ::=
                                                                  range ::=
     name
                                                                        range_attribute_name
      | literal
                                                                        | simple_expression direction simple_expression
      | aggregate
      | function_call
                                                                  range_constraint ::= range range
      qualified_expression
      type_conversion
                                                                  record type_definition ::=
      l allocator
                                                                        record
     (expression)
                                                                             element_declaration
                                                                             { element_declaration }
                                                                        end record [ record_type_simple_name ]
primary_unit ::=
                                                                  relation ::=
     entity_declaration
                                                                        shift_expression [ relational_operator
      | configuration_declaration
                                                                  shift_expression ]
     | package_declaration
                                                                  relational_operator ::=
procedure_call ::= procedure_name
                                                                    = |/= | < | <= | > | >=
            [ ( actual_parameter_part ) ]
                                                                  return_statement ::=
procedure_call_statement ::=
                                                                        [ label : ] return [ expression ] ;
     [<u>label</u>:] procedure_call;
                                                                  report_statement ::=
process_declarative_item ::=
                                                                        [ <u>label :</u> ]
     subprogram declaration
                                                                             report expression
      | subprogram_body
                                                                               [ severity expression ];
      | type_declaration
      | subtype_declaration
      | constant_declaration
```

```
-- VHDL'87
scalar_type_definition ::=
     enumeration_type_definition |
                                                                signal_assignment_statement ::=
                                                                      target <= [ transport ] waveform;
     integer_type_definition
     floating_type_definition
                                                                -- VHDL'93
     physical_type_definition
                                                                signal_assignment_statement ::=
                                                                      [ label : ] target <= [ delay_mechanism ]
secondary_unit ::=
                                                                                          waveform;
     architecture_body
     | package_body
                                                                 signal_declaration ::=
                                                                      signal identifier_list : subtype_indication
secondary_unit_declaration ::=
                                                                               [ signal_kind ] [ := expression ];
    identifier = physical_literal;
                                                                 signal_kind ::= register | bus
selected_name ::= prefix . suffix
                                                                signal_list ::=
selected_signal_assignment ::=
                                                                      signal_name { , signal_name }
     with expression select
           target <= options selected_waveforms;
                                                                      | others
                                                                      | all
selected_waveforms ::=
                                                                 -- VHDL'93
     { waveform when choices , }
                                                                 signature ::= [ [ type_mark { , type_mark } ]
     waveform when choices
                                                                          [ return type_mark ] ]
sensitivity_clause ::= on sensitivity_list
                                                                 simple_expression ::=
sensitivity_list ::= signal_name { , signal_name }
                                                                      [ sign ] term { adding_operator term }
                                                                 simple_name ::=
                                                                                       identifier
sequence_of_statements ::=
     { sequential_statement }
                                                                 slice name ::=
                                                                                      prefix ( discrete_range )
sequential_statement ::=
                                                                 string_literal ::= " { graphic_character } "
     wait_statement
     assertion_statement
                                                                 subprogram_body ::=
     | report_statement
     | signal_assignment_statement
                                                                      subprogram_specification is
     | variable_assignment_statement
                                                                            subprogram_declarative_part
     | procedure_call_statement
                                                                            subprogram_statement_part
     l if statement
                                                                      end [ subprogram_kind ] [ designator ];
      case_statement
      loop_statement
     next_statement
                                                                 subprogram_declaration ::=
     exit_statement
                                                                      subprogram_specification;
     | return_statement
     | null_statement
- VHDL'93
shift_expression ::=
     simple_expression
      [ shift_operator simple_expression ]
- VHDL'93
shift_operator ::= sll | srl | sla | sra | rol | ror
sign ::= + | -
```

```
subprogram_declarative_item ::=
     subprogram_declaration
                                                                 type_definition ::=
     | subprogram_body
                                                                      scalar_type_definition
      type_declaration
                                                                      | composite_type_definition
      subtype_declaration
                                                                      access_type_definition
      constant_declaration
                                                                      | file_type_definition
      variable_declaration
     | file_declaration
                                                                 type_mark ::=
     | alias_declaration
                                                                      type_name
     attribute_declaration
                                                                      | subtype_name
      attribute_specification
      use_clause
                                                                 unconstrained_array_definition ::=
     group_template_declaration
                                                                      array (index_subtype_definition
                                                                             { , index_subtype_definition } )
     group_declaration
                                                                               of element_subtype_indication
subprogram_declarative_part ::=
                                                                 use_clause ::=
     { subprogram_declarative_item }
                                                                      use selected_name { , selected_name } ;
subprogram_kind ::= procedure | function
                                                                 variable_assignment_statement ::=
                                                                      [label:] target := expression;
subprogram_specification ::=
  procedure designator [ ( formal_parameter_list ) ]
                                                                 variable_declaration ::=
  | [ pure | impure | function designator
                                                                      [ shared ] variable identifier_list :
      [ ( formal_parameter_list ) ]
                                                                        subtype_indication [ := expression ];
          return type_mark
                                                                 wait statement ::=
subprogram_statement_part ::=
                                                                      [ label : ] wait [ sensitivity_clause ]
     { sequential_statement }
                                                                      [ condition_clause ] [ timeout_clause ];
subtype_declaration ::=
                                                                 waveform ::=
     subtype identifier is subtype_indication;
                                                                      waveform_element { , waveform_element }
                                                                      unaffected
subtype_indication ::=
     [ resolution_function_name ] type_mark
                                                                 waveform_element ::=
         [constraint]
                                                                      value_expression [ after time_expression ]
                                                                      | null [ after time_expression ]
suffix ::=
     simple_name
     | character_literal
     operator_symbol
     all
target ::=
     | aggregate
term ::=
     factor { multiplying_operator factor }
timeout_clause ::= for time_expression
type_conversion ::= type_mark ( expression )
type_declaration ::=
     full_type_declaration
     | incomplete_type_declaration
```

Appendix B: PACKAGE STANDARD

```
-- This is Package STANDARD as defined in the VHDL 1992 Language Reference Manual.
-- Reprinted by permission from Model Technology Inc.
       NOTE: VCOM and VSIM will not work properly if these declarations
                are modified.
-- Version information: @(#)standard.vhd
package standard is
     type boolean is (false, true);
     type bit is ('0', '1');
     type character is (
                      nul, soh, stx, etx, eot, enq, ack, bel,
                      bs, ht, lf, vt, ff, cr, so, si, dle, dc1, dc2, dc3, dc4, nak, syn, etb,
                      can, em, sub, esc, fsp, gsp, rsp, usp,
                      ' ', '!', '"', '#', '$', '8', '&', ''', '(', ')', '*', '+', ',', '-', '.', '.', '/', '0', '1', '2', '3', '4', '5', '6', '7', '8', '9', ':', ';', '<', '=', '>', '?',
                      '@', 'A', 'B', 'C', 'D', 'E', 'F', 'G', 'H', 'I', 'J', 'K', 'L', 'M', 'N', 'O', 'P', 'Q', 'R', 'S', 'T', 'U', 'V', 'W', 'X', 'Y', 'Z', '[', '\', ']', '-', '_-',
                      '`', 'a', 'b', 'c', 'd', 'e', 'f', 'g', 'h', 'i', 'j', 'k', 'l', 'm', 'n', 'o', 'p', 'q', 'r', 's', 't', 'u', 'v', 'w', 'x', 'y', 'z', '{', '|', '}', '~', del,
                      c128, c129, c130, c131, c132, c133, c134, c135,
                      c136, c137, c138, c139, c140, c141, c142, c143,
                      c144, c145, c146, c147, c148, c149, c150, c151, c152, c153, c154, c155, c156, c157, c158, c159,
                      -- the character code for 160 is there (NBSP),
                      -- but prints as no char
```

```
'À', 'Á', 'Â', 'Ā', 'Ä', 'Å', 'Ē', 'C', 'È', 'É', 'Ê', 'Î', 'Î', 'Î', 'Î', 'Î', 'B', 'Ñ', 'Ô', 'Ö', 'Ö', 'Ö', 'X', 'Ø', 'Ù', 'Û', 'Û', 'B', 'B',
                type severity_level is (note, warning, error, failure);
    type integer is range -2147483647 to 2147483647; -- per LRM minimum range
    type real is range -1.0E308 to 1.0E308;
    type time is range -2147483647 to 2147483647 -- per LRM minimum range
                units
                    fs;
                    ps = 1000 fs;
                   ns = 1000 ps;
                   us = 1000 \text{ ns};
                   ms = 1000 us;
                    sec = 1000 ms;
                   min = 60 sec;
                   hr = 60 min;
                end units;
    subtype delay_length is time range 0 fs to time'high;
    impure function now return delay_length;
    subtype natural is integer range 0 to integer'high;
    subtype positive is integer range 1 to integer high;
    type string is array (positive range <>) of character;
    type bit_vector is array (natural range <>) of bit;
    type file_open_kind is (
                read mode,
                write_mode,
                append mode);
    type file_open_status is (
                open ok,
                status error,
                name error,
                mode_error);
    attribute foreign : string;
end standard;
```

Appendix C: PACKAGE TEXTIO

```
-- Package TEXTIO as defined in Chapter 14 of the IEEE Standard VHDL
    Language Reference Manual (IEEE Std. 1076-1987), as modified
    by the Issues Screening and Analysis Committee (ISAC), a subcommittee
   of the VHDL Analysis and Standardization Group (VASG) on 10 November, 1988. See "The Sense of the VASG", October, 1989.
-- Reprinted by permission from Model Technology Inc.
-- Version information: %W% %G%
package TEXTIO is
    type LINE is access string;
    type TEXT is file of string;
    type SIDE is (right, left);
    subtype WIDTH is natural;
   -- changed for vhd192 syntax:
   file input : TEXT open read_mode is "STD INPUT";
   file output : TEXT open write_mode is "STD_OUTPUT";
   -- changed for vhd192 syntax (and now a built-in):
   procedure READLINE(file f: TEXT; L: out LINE);
    procedure READ(L:inout LINE; VALUE: out bit; GOOD : out BOOLEAN);
   procedure READ(L:inout LINE; VALUE: out bit);
   procedure READ(L:inout LINE; VALUE: out bit vector; GOOD : out BOOLEAN);
   procedure READ(L:inout LINE; VALUE: out bit vector);
    procedure READ(L:inout LINE; VALUE: out BOOLEAN; GOOD : out BOOLEAN);
   procedure READ(L:inout LINE; VALUE: out BOOLEAN);
   procedure READ(L:inout LINE; VALUE: out character; GOOD : out BOOLEAN);
   procedure READ(L:inout LINE; VALUE: out character);
    procedure READ(L:inout LINE; VALUE: out integer; GOOD : out BOOLEAN);
   procedure READ(L:inout LINE; VALUE: out integer);
    procedure READ(L:inout LINE; VALUE: out real; GOOD : out BOOLEAN);
   procedure READ(L:inout LINE; VALUE: out real);
   procedure READ(L:inout LINE; VALUE: out string; GOOD : out BOOLEAN);
```

```
procedure READ(L:inout LINE; VALUE: out string);
   procedure READ(L:inout LINE; VALUE: out time; GOOD : out BOOLEAN);
   procedure READ(L:inout LINE; VALUE: out time);
   -- changed for vhdl92 syntax (and now a built-in):
   procedure WRITELINE(file f : TEXT; L : inout LINE);
   procedure WRITE(L : inout LINE; VALUE : in bit;
         JUSTIFIED: in SIDE := right;
         FIELD: in WIDTH := 0);
   procedure WRITE(L : inout LINE; VALUE : in bit_vector;
         JUSTIFIED: in SIDE := right;
         FIELD: in WIDTH := 0);
   procedure WRITE(L : inout LINE; VALUE : in BOOLEAN;
         JUSTIFIED: in SIDE := right;
         FIELD: in WIDTH := 0);
   procedure WRITE(L : inout LINE; VALUE : in character;
         JUSTIFIED: in SIDE := right;
         FIELD: in WIDTH := 0);
   procedure WRITE(L : inout LINE; VALUE : in integer;
         JUSTIFIED: in SIDE := right;
         FIELD: in WIDTH := 0);
   procedure WRITE(L : inout LINE; VALUE : in real;
         JUSTIFIED: in SIDE := right;
         FIELD: in WIDTH := 0;
         DIGITS: in NATURAL := 0);
   procedure WRITE(L : inout LINE; VALUE : in string;
         JUSTIFIED: in SIDE := right;
         FIELD: in WIDTH := 0);
   procedure WRITE(L : inout LINE; VALUE : in time;
         JUSTIFIED: in SIDE := right;
         FIELD: in WIDTH := 0;
         UNIT: in TIME := ns);
    -- is implicit built-in:
   -- function ENDFILE(file F : TEXT) return boolean;
   -- function ENDLINE(variable L : in LINE) return BOOLEAN;
   -- Function ENDLINE as declared cannot be legal VHDL, and
        the entire function was deleted from the definition
        by the Issues Screening and Analysis Committee (ISAC),
        a subcommittee of the VHDL Analysis and Standardization
   --
       Group (VASG) on 10 November, 1988. See "The Sense of
        the VASG", October, 1989, VHDL Issue Number 0032.
end;
__*******************
--** Copyright (c) Model Technology Incorporated 1991 **
--**
                                                     **
                  All Rights Reserved
__*********************
```

Appendix D: PACKAGE STD LOGIC 1164

```
: std_logic_1164 multi-value logic system
    Library : This package shall be compiled into a library
             : symbolically named IEEE.
    Developers: IEEE model standards group (par 1164)
--
    Purpose
            : This packages defines a standard for designers
              to use in describing the interconnection data typesused in vhdl modeling.
--
    Limitation: The logic system defined in this package may
                be insufficient for modeling switched transistors,
                since such a requirement is out of the scope of this
                effort. Furthermore, mathematics, primitives,
--
                timing standards, etc. are considered orthogonal
                issues as it relates to this package and are therefore
--
              : beyond the scope of this effort.
             : No declarations or definitions shall be included in,
   Note
             : or excluded from this package. The "package declaration"
             : defines the types, subtypes and declarations of
                std_logic_1164. The std_logic_1164 package body shall be
             : considered the formal definition of the semantics of
--
             : this package. Tool developers may choose to implement
             : the package body in the most efficient manner available
                to them.
modification history:
-- version | mod. date: |
   v4.200 | 01/02/92 |
PACKAGE std_logic_1164 IS
   -- logic state system (unresolved)
           TYPE std_ulogic IS ( 'U', -- Uninitialized 'X', -- Forcing Unknown '0', -- Forcing 0
                       '1', -- Forcing
                       'Z',
                            -- High Impedance
                            -- Weak
                                       Unknown
```

```
'L', -- Weak 0
'H', -- Weak 1
'-' -- Don't care
                   );
                     _____
-- unconstrained array of std_ulogic for use with the resolution function
TYPE std ulogic vector IS ARRAY ( NATURAL RANGE <> ) OF std ulogic;
______
-- resolution function
FUNCTION resolved ( s : std ulogic vector ) RETURN std ulogic;
______
-- *** industry standard logic type ***
SUBTYPE std logic IS resolved std_ulogic;
-- unconstrained array of std logic for use in declaring signal arrays
TYPE std_logic_vector IS ARRAY ( NATURAL RANGE <>) OF std logic;
______
-- common subtypes
______
SUBTYPE X01 IS resolved std ulogic RANGE 'X' TO '1'; -- ('X','0','1')
SUBTYPE X01Z IS resolved std_ulogic RANGE 'X' TO 'Z'; -- ('X','0','1','Z')
SUBTYPE UX01 IS resolved std_ulogic RANGE 'U' TO '1'; -- ('U','X','0','1')
SUBTYPE UX01Z IS resolved std_ulogic RANGE 'U' TO 'Z';
   -- ('U','X','O','1','Z')
-- overloaded logical operators
FUNCTION "and" ( l : std_ulogic; r : std_ulogic ) RETURN UX01;
FUNCTION "nand" ( l : std_ulogic; r : std_ulogic ) RETURN UX01;
FUNCTION "or" (1: std_ulogic; r: std_ulogic) RETURN UX01;
FUNCTION "nor" (1: std_ulogic; r: std_ulogic) RETURN UX01;
FUNCTION "xor" (1: std_ulogic; r: std_ulogic) RETURN UX01;
FUNCTION "xnor" (1: std_ulogic; r: std_ulogic) RETURN ux01;
FUNCTION "not" (1: std_ulogic) RETURN UX01;
-- vectorized overloaded logical operators
FUNCTION "and" ( 1, r : std_logic_vector ) RETURN std_logic_vector;
FUNCTION "and" ( 1, r : std_ulogic_vector ) RETURN std_ulogic_vector;
FUNCTION "nand" ( 1, r : std logic vector ) RETURN std logic vector;
FUNCTION "nand" ( 1, r : std ulogic vector ) RETURN std ulogic vector;
FUNCTION "or"
              ( l, r : std logic vector ) RETURN std logic vector;
FUNCTION "or"
              ( l, r : std ulogic vector ) RETURN std ulogic vector;
FUNCTION "nor" ( 1, r : std logic vector ) RETURN std_logic_vector;
FUNCTION "nor" ( 1, r : std_ulogic_vector ) RETURN std_ulogic_vector;
FUNCTION "xor" ( 1, r : std logic vector ) RETURN std logic vector;
```

```
FUNCTION "xor" ( 1, r : std_ulogic_vector ) RETURN std_ulogic_vector;
-- Note: The declaration and implementation of the "xnor" function is
-- specifically commented until at which time the VHDL language has been
    officially adopted as containing such a function. At such a point,
    the following comments may be removed along with this notice without
-- further "official" ballotting of this std logic 1164 package. It is
    the intent of this effort to provide such a function once it becomes
-- available in the VHDL standard.
-- function "xnor" ( 1, r : std_logic_vector ) return std_logic_vector;
-- function "xnor" ( 1, r : std_ulogic_vector ) return std_ulogic_vector;
     FUNCTION "not" ( 1 : std_logic_vector ) RETURN std_logic_vector;
FUNCTION "not" ( 1 : std_ulogic_vector ) RETURN std_ulogic_vector;
     -- conversion functions
     FUNCTION To_bit (s: std_ulogic; xmap: BIT := '0') RETURN BIT;
     FUNCTION To_bitvector ( s : std_logic_vector ; xmap : BIT := '0')
          RETURN BIT VECTOR;
     FUNCTION To bitvector ( s : std ulogic vector; xmap : BIT := '0')
          RETURN BIT_VECTOR;
     FUNCTION To_StdULogicVector ( b : BIT_VECTOR ) RETURN std_ulogic_vector;
     FUNCTION To StdULogicVector ( s : std logic vector) RETURN std ulogic vector;
     ______
     -- strength strippers and type convertors
     FUNCTION To X01 (s: std logic vector ) RETURN std_logic_vector;
     FUNCTION TO X01 ( s : std_ulogic_vector ) RETURN std_logic_vector;
FUNCTION TO X01 ( s : std_ulogic ) RETURN X01;
FUNCTION TO X01 ( b : BIT_VECTOR ) RETURN std_logic_vector;
FUNCTION TO X01 ( b : BIT_VECTOR ) RETURN std_logic_vector;
FUNCTION TO X01 ( b : BIT_VECTOR ) RETURN X01;
     FUNCTION To_X01Z ( s : std_logic_vector ) RETURN std_logic_vector;
FUNCTION To_X01Z ( s : std_ulogic_vector ) RETURN std_ulogic_vector;
     FUNCTION TO_X01Z ( s : std_ulogic ) RETURN X01Z;

FUNCTION TO_X01Z ( b : BIT_VECTOR ) RETURN std_logic_vector;

FUNCTION TO_X01Z ( b : BIT_VECTOR ) RETURN std_ulogic_vector;

FUNCTION TO_X01Z ( b : BIT ) RETURN X01Z;
     FUNCTION To_UX01 (s:std_logic_vector) RETURN std_logic_vector;
FUNCTION To_UX01 (s:std_ulogic_vector) RETURN std_ulogic_vector;
FUNCTION To_UX01 (s:std_ulogic) RETURN UX01;
FUNCTION To_UX01 (b:BIT_VECTOR) RETURN std_logic_vector;
FUNCTION To_UX01 (b:BIT_VECTOR) RETURN Std_ulogic_vector;
FUNCTION To_UX01 (b:BIT_VECTOR) RETURN UX01;
     ______
     -- edge detection
     FUNCTION rising edge (SIGNAL s : std_ulogic) RETURN BOOLEAN;
     FUNCTION falling_edge (SIGNAL s : std_ulogic) RETURN BOOLEAN;
     -- object contains an unknown
              ______
     FUNCTION Is_X ( s : std_ulogic_vector ) RETURN BOOLEAN;
FUNCTION Is_X ( s : std_logic_vector ) RETURN BOOLEAN;
FUNCTION Is_X ( s : std_ulogic ) RETURN BOOLEAN;
END std_logic_1164;
```

Appendix E : PACKAGE STD_LOGIC_ARITH

```
-- Copyright (c) 1990, 1991, 1992 by Synopsys, Inc. All rights reserved. --
-- This source file may be used and distributed without restriction
-- provided that this copyright statement is not removed from the file --
- and that any derivative work contains this copyright notice.
    Package name: STD_LOGIC_ARITH
    Purpose:
    A set of arithmetic, conversion, and comparison functions --
    for SIGNED, UNSIGNED, SMALL_INT, INTEGER,
     STD_ULOGIC, STD_LOGIC, and STD_LOGIC_VECTOR.
library IEEE;
use IEEE.std_logic_1164.all;
package std_logic_arith is
  type UNSIGNED is array (NATURAL range <>) of STD_LOGIC;
  type SIGNED is array (NATURAL range <>) of STD_LOGIC;
  subtype SMALL_INT is INTEGER range 0 to 1;
 function "+"(L: UNSIGNED; R: UNSIGNED)
                                                     return UNSIGNED;
  function "+"(L: SIGNED; R: SIGNED)
                                                     return SIGNED;
  function "+"(L: UNSIGNED; R: SIGNED)
                                                     return SIGNED:
 function "+"(L: SIGNED; R: UNSIGNED)
                                                     return SIGNED:
 function "+"(L: UNSIGNED; R: INTEGER)
                                                     return UNSIGNED:
  function "+"(L: INTEGER; R: UNSIGNED)
                                                     return UNSIGNED;
  function "+"(L: SIGNED; R: INTEGER)
                                                     return SIGNED:
  function "+"(L: INTEGER; R: SIGNED)
                                                     return SIGNED;
```

```
function "+"(L: UNSIGNED; R: STD_ULOGIC)
                                                return UNSIGNED;
function "+"(L: STD_ULOGIC; R: UNSIGNED)
                                                return UNSIGNED:
function "+"(L: SIGNED: R: STD ULOGIC)
                                                return SIGNED:
function "+"(L: STD_ULOGIC; R: SIGNED)
                                                return SIGNED;
function "+"(L: UNSIGNED; R: UNSIGNED)
                                                return STD_LOGIC_VECTOR;
function "+"(L: SIGNED; R: SIGNED)
                                                return STD_LOGIC_VECTOR;
function "+"(L: UNSIGNED; R: SIGNED)
                                                return STD_LOGIC_VECTOR;
function "+"(L: SIGNED; R: UNSIGNED)
                                                return STD_LOGIC_VECTOR;
function "+"(L: UNSIGNED; R: INTEGER)
                                                return STD_LOGIC VECTOR:
function "+"(L: INTEGER; R: UNSIGNED)
                                                return STD_LOGIC_VECTOR;
function "+"(L: SIGNED; R: INTEGER)
                                                return STD_LOGIC_VECTOR;
function "+"(L: INTEGER; R: SIGNED)
                                                return STD_LOGIC_VECTOR;
function "+"(L: UNSIGNED; R: STD_ULOGIC)
                                                return STD_LOGIC_VECTOR;
function "+"(L: STD_ULOGIC; R: UNSIGNED)
                                                return STD_LOGIC_VECTOR;
function "+"(L: SIGNED; R: STD_ULOGIC)
                                                return STD_LOGIC_VECTOR;
function "+"(L: STD_ULOGIC; R: SIGNED)
                                                return STD LOGIC VECTOR:
function "-"(L: UNSIGNED; R: UNSIGNED)
                                                return UNSIGNED:
function "-"(L: SIGNED; R: SIGNED)
                                                return SIGNED:
function "-"(L: UNSIGNED; R: SIGNED)
                                                return SIGNED;
function "-"(L: SIGNED; R: UNSIGNED)
                                                return SIGNED:
function "-"(L: UNSIGNED; R: INTEGER)
                                                return UNSIGNED;
function "-"(L: INTEGER; R: UNSIGNED)
                                                return UNSIGNED;
function "-"(L: SIGNED; R: INTEGER)
                                                return SIGNED;
function "-"(L: INTEGER; R: SIGNED)
                                                return SIGNED;
function "-"(L: UNSIGNED; R: STD_ULOGIC)
                                                return UNSIGNED:
function "-"(L: STD_ULOGIC; R: UNSIGNED)
                                                return UNSIGNED;
function "-"(L: SIGNED; R: STD_ULOGIC)
                                                return SIGNED;
function "-"(L: STD_ULOGIC; R: SIGNED)
                                                return SIGNED;
function "-"(L: UNSIGNED; R: UNSIGNED)
                                                return STD_LOGIC_VECTOR;
function "-"(L: SIGNED; R: SIGNED)
                                                return STD LOGIC VECTOR:
function "-"(L: UNSIGNED; R: SIGNED)
                                                return STD LOGIC VECTOR:
function "-"(L: SIGNED; R: UNSIGNED)
                                                return STD_LOGIC_VECTOR;
function "-"(L: UNSIGNED: R: INTEGER)
                                                return STD LOGIC VECTOR:
function "-"(L: INTEGER; R: UNSIGNED)
                                                return STD_LOGIC_VECTOR;
function "-"(L: SIGNED; R: INTEGER)
                                                return STD_LOGIC_VECTOR;
function "-"(L: INTEGER; R: SIGNED)
                                                return STD_LOGIC_VECTOR;
function "-"(L: UNSIGNED; R: STD_ULOGIC)
                                                return STD_LOGIC_VECTOR;
                                                return STD_LOGIC_VECTOR;
function "-"(L: STD_ULOGIC; R: UNSIGNED)
function "-"(L: SIGNED: R: STD ULOGIC)
                                                return STD LOGIC VECTOR:
function "-"(L: STD_ULOGIC; R: SIGNED)
                                                return STD_LOGIC_VECTOR;
function "+"(L: UNSIGNED)
                                                return UNSIGNED:
function "+"(L: SIGNED)
                                                return SIGNED;
function "-"(L: SIGNED)
                                                return SIGNED;
function "ABS"(L: SIGNED)
                                                return SIGNED:
function "+"(L: UNSIGNED)
                                                return STD_LOGIC_VECTOR;
function "+"(L: SIGNED)
                                                return STD_LOGIC_VECTOR;
```

function "-"(L: SIGNED)	return STD_LOGIC_VECTOR;
function "ABS"(L: SIGNED)	return STD_LOGIC_VECTOR;
Tanoaon 7150 (E. SIGNES)	10mm 015_20010_120.01.
function "*"(L: UNSIGNED; R: UNSIGNED)	return UNSIGNED;
	return SIGNED;
function "*"(L: SIGNED; R: SIGNED)	
function "*"(L: SIGNED; R: UNSIGNED)	return SIGNED;
function "*"(L: UNSIGNED; R: SIGNED)	return SIGNED;
function "*"(L: UNSIGNED; R: UNSIGNED)	return STD_LOGIC_VECTOR;
function "*"(L: SIGNED; R: SIGNED)	return STD_LOGIC_VECTOR;
function "*"(L: SIGNED; R: UNSIGNED)	return STD_LOGIC_VECTOR;
function "*"(L: UNSIGNED; R: SIGNED)	return STD_LOGIC_VECTOR;
function "<"(L: UNSIGNED; R: UNSIGNED)	return BOOLEAN;
function "<"(L: SIGNED; R: SIGNED)	return BOOLEAN;
	·
function "<"(L: UNSIGNED; R: SIGNED)	return BOOLEAN;
function "<"(L: SIGNED; R: UNSIGNED)	return BOOLEAN;
function "<"(L: UNSIGNED; R: INTEGER)	return BOOLEAN;
function "<"(L: INTEGER; R: UNSIGNED)	return BOOLEAN;
function "<"(L: SIGNED; R: INTEGER)	return BOOLEAN;
function "<"(L: INTEGER; R: SIGNED)	return BOOLEAN;
·	
function "<="(L: UNSIGNED; R: UNSIGNED)	return BOOLEAN;
function "<="(L: SIGNED; R: SIGNED)	return BOOLEAN;
function "<="(L: UNSIGNED; R: SIGNED)	return BOOLEAN;
function "<="(L: SIGNED; R: UNSIGNED)	return BOOLEAN;
function "<="(L: UNSIGNED; R: INTEGER)	return BOOLEAN;
	return BOOLEAN;
function "<="(L: INTEGER; R: UNSIGNED)	·
function "<="(L: SIGNED; R: INTEGER)	return BOOLEAN;
function "<="(L: INTEGER; R: SIGNED)	return BOOLEAN;
A A. W. WALLED D. LINGLONED	
function ">"(L: UNSIGNED; R: UNSIGNED)	return BOOLEAN;
function ">"(L: SIGNED; R: SIGNED)	return BOOLEAN;
function ">"(L: UNSIGNED; R: SIGNED)	return BOOLEAN;
function ">"(L: SIGNED; R: UNSIGNED)	return BOOLEAN;
function ">"(L: UNSIGNED; R: INTEGER)	return BOOLEAN;
function ">"(L: INTEGER; R: UNSIGNED)	return BOOLEAN;
function ">"(L: SIGNED; R: INTEGER)	return BOOLEAN;
function ">"(L: INTEGER; R: SIGNED)	return BOOLEAN;
landadir - (E. IIII E CEIV, IV. OICITED)	Total I Dooler Hy
function ">="(L: UNSIGNED; R: UNSIGNED)	return BOOLEAN;
function ">="(L: SIGNED; R: SIGNED)	return BOOLEAN:
function ">= (L: OIGNED, R: OIGNED)	return BOOLEAN;
	return BOOLEAN;
function ">="(L: SIGNED; R: UNSIGNED)	•
function ">="(L: UNSIGNED; R: INTEGER)	return BOOLEAN;
function ">="(L: INTEGER; R: UNSIGNED)	return BOOLEAN;
function ">="(L: SIGNED; R: INTEGER)	return BOOLEAN;
function ">="(L: INTEGER; R: SIGNED)	return BOOLEAN;
function "="(L: UNSIGNED; R: UNSIGNED)	return BOOLEAN;

```
function "="(L: SIGNED; R: SIGNED)
                                              return BOOLEAN;
function "="(L: UNSIGNED; R: SIGNED)
                                              return BOOLEAN:
function "="(L: SIGNED; R: UNSIGNED)
                                              return BOOLEAN:
function "="(L: UNSIGNED; R: INTEGER)
                                              return BOOLEAN;
function "="(L: INTEGER; R: UNSIGNED)
                                              return BOOLEAN:
function "="(L: SIGNED; R: INTEGER)
                                              return BOOLEAN:
function "="(L: INTEGER; R: SIGNED)
                                              return BOOLEAN;
function "/="(L: UNSIGNED; R: UNSIGNED)
                                              return BOOLEAN;
function "/="(L: SIGNED; R: SIGNED)
                                              return BOOLEAN;
function "/="(L: UNSIGNED; R: SIGNED)
                                              return BOOLEAN;
function "/="(L: SIGNED; R: UNSIGNED)
                                              return BOOLEAN;
function "/="(L: UNSIGNED: R: INTEGER)
                                              return BOOLEAN:
function "/="(L: INTEGER; R: UNSIGNED)
                                              return BOOLEAN;
function "/="(L: SIGNED; R: INTEGER)
                                              return BOOLEAN;
function "/="(L: INTEGER; R: SIGNED)
                                              return BOOLEAN:
function SHL(ARG: UNSIGNED; COUNT: UNSIGNED) return UNSIGNED;
function SHL(ARG: SIGNED: COUNT: UNSIGNED)
                                              return SIGNED:
function SHR(ARG: UNSIGNED; COUNT: UNSIGNED) return UNSIGNED;
function SHR(ARG: SIGNED; COUNT: UNSIGNED)
                                              return SIGNED;
function CONV_INTEGER(ARG: INTEGER)
                                              return INTEGER;
function CONV INTEGER(ARG: UNSIGNED)
                                              return INTEGER;
function CONV_INTEGER(ARG: SIGNED)
                                              return INTEGER;
function CONV_INTEGER(ARG: STD_ULOGIC)
                                              return SMALL_INT;
function CONV_UNSIGNED(ARG: INTEGER; SIZE: INTEGER)
                                                          return UNSIGNED;
function CONV_UNSIGNED(ARG: UNSIGNED; SIZE: INTEGER)
                                                          return UNSIGNED;
function CONV UNSIGNED(ARG: SIGNED: SIZE: INTEGER)
                                                          return UNSIGNED:
function CONV_UNSIGNED(ARG: STD_ULOGIC; SIZE: INTEGER) return UNSIGNED;
function CONV_SIGNED(ARG: INTEGER; SIZE: INTEGER)
                                                          return SIGNED;
function CONV_SIGNED(ARG: UNSIGNED; SIZE: INTEGER)
                                                          return SIGNED;
function CONV_SIGNED(ARG: SIGNED; SIZE: INTEGER)
                                                          return SIGNED:
function CONV_SIGNED(ARG: STD_ULOGIC; SIZE: INTEGER)
                                                          return SIGNED;
function CONV_STD_LOGIC_VECTOR(ARG: INTEGER; SIZE: INTEGER)
                                              return STD_LOGIC_VECTOR;
function CONV_STD_LOGIC_VECTOR(ARG: UNSIGNED; SIZE: INTEGER)
                                              return STD_LOGIC_VECTOR;
function CONV_STD_LOGIC_VECTOR(ARG: SIGNED; SIZE: INTEGER)
                                              return STD_LOGIC_VECTOR;
function CONV_STD_LOGIC_VECTOR(ARG: STD_ULOGIC; SIZE: INTEGER)
                                              return STD LOGIC VECTOR:
```

zero extend STD_LOGIC_VECTOR (ARG) to SIZE,

- -- SIZE < 0 is same as SIZE = 0
- -- returns STD_LOGIC_VECTOR(SIZE-1 downto 0)

function EXT(ARG: STD_LOGIC_VECTOR; SIZE: INTEGER) return STD_LOGIC_VECTOR;

- -- sign extend STD_LOGIC_VECTOR (ARG) to SIZE,
- -- SIZE < 0 is same as SIZE = 0
- -- return STD_LOGIC_VECTOR(SIZE-1 downto 0)

function SXT(ARG: STD_LOGIC_VECTOR; SIZE: INTEGER) return STD_LOGIC_VECTOR;

end Std_logic_arith;

Appendix F :VHDL PREDEFINED ATTRIBUTES

VHDL Attributes

Attribute	Prefix	Comments
T'base	Туре	Base type of T. Must be prefix to another attribute
T'left	scalar	The left bound of T, result of type T
T'right	type/ST	The right bound of T, result of type T
T'high	scalar	The upper bound of T, result of type T
T'low	type/ST	The lower bound of T, result of type T
T'Ascending VHDL'93	scalar type/ST	TRUE if type T is ascending
T'image(X) VHDL'93	scalar type/ST	Function which converts scalar object X of type T into string
T'value(X) VHDL'93	scalar type/ST	Function which converts object X of type string into scalar of type T
T'pos(X)	discrete /PT/ST	Function which returns a universal integer representing the position number of parameter X of type T. First position = 0.
T'val(X)	discrete /PT/ST	Function which returns of base type T the value whose position is the universal integer value corresponding to X.
T'succ(X)	discrete /PT/ST	Function returning a value of type T whose value is the position number one greater than the one of the parameter. It is an error if X = T'high or if does not belong to the range T'low to T'high
T'pred(X)	discrete /PT/ST	Function returning a value of type T whose value is the position number one less than the one of the parameter. It is an error if X = T'low or if does not belong to the range T'low to T'high
T'leftof(X)	discrete /PT/ST	Function which returns the value that is to the left of parameter X of type T. Result type is of type T. Error if X = T'left

T'rightof(X)	discrete /PT/ST	Function which returns the value that is to the right of parameter X of type T. Result type is of type T. Error is X = T'right
A'left(N)	Array*	Function which returns the left bound of of the Nth index range of A. X is of type universal integer. Result type is of type of the left bound of the left index range of A. N = 1 if omitted.
A'right(A)	Array*	Same as A'left(N), except right bound is returned
A'high(N)	Array*	Function which returns the upper bound of the range of A. Result type is the type of the Nth index range of A. N = 1 if omitted.
A'low(N)	Array*	Same as A'high(N), e lower bound is returned.
A'range(N) A'reverse range(N)	Array*	The range of A'left(N) to A'right(N) The range of A'right(N) to A'left(N)
A'length	Array*	returns 0 if array is null. Else, returns T'pos(A'high(N)) - T'pos(A'low(N) where T is the subtype of the Nth index of A.
A'Ascending	Array*	True if Nth index range of A is defined in an ascending range, else returns false.

PT = physical type
ST = Subtype
Array* = Any prefix that is appropriate for an array object, (e.g. type, variable, signal) or alias thereof, or that denotes a constrained array subtype

Summary of the VHDL Signal Attributes

S'event	Function returning a Boolean which identifies if signal S has a new value assigned onto this signal (i.e. value is different that last value). if Clk'event then if Clk just changed in value then
	wait until Clk'event and Clk = '1'; rising edge of clock
S'active	Function returning a Boolean which identifies if signal S had a new assignment made onto it (whether the value of the assignment is the SAME or DIFFERENT. if Data'active then New assignment of Data
S'transaction	Implicit signal of type bit which is created for signal S when it S'transaction is used in the code. This implicit signal is NOT declared since it is implicitly defined. This signal toggles in value (between '0' and '1') when signal S had a new assignment made onto it (whether the value of the assignment is the SAME or DIFFERENT. The user should NOT rely on its VALUE. wait on ReceivedData'transaction; process is sensitive to ReceiveData rewriting any value

S'delayed(T)	Implicit signal of the same base type as S. It represents the value of signal S delayed by a time Tn. Thus, the value of S'delayed(T) at time
	Tn is always equal to the value of S at time Tn -t. For example, the
	value of S'delayed(5 ns) at time 1000 ns is the value of S at time 995 ns.
	Note if time is omitted, it defaults to 0 ns.
	wait on Data'transaction;
	case BV2'(Data'Delayed & Data) is Data @ last delta time
	when " $X0$ " => from X to 0 transition
	when "10" => from 1 to 0 transition
	when others =>
	end case;
S'stable(T)	Implicit signal of Boolean type. This implicit signal is true when an
	event (change in value) has NOT occurred on signal S for T time units,
	and the value FALSE otherwise. If time is omitted, it defaults to 0 ns.
	if Data'stable(40 ns) then met set up time
S'quiet(T)	Implicit signal of Boolean type. This implicit signal is true when the
	signal has been quiet (i.e. no activity or signal assignment) for T time
	units, and the value FALSE otherwise. If time is omitted, it defaults to
	0 ns.
	if Data'quiet(40 ns) then Really quiet, not even an assignment of
	the same value during the last T time units (40 ns in this example)
S'last_event	The amount of time that has elapsed since the last event (change in value)
	occurred on signal S. If there was no previous event, it returns Time'high.
	variable : TsinceLastEvent : time;
	
	TsinceLastEvent := Data'last_event;
S'last_active	The amount of time that has elapsed since the last activity (assignment)
	occurred on signal S. If there was no previous activity, it returns
	Time'high.
	variable : TsinceLastActivity : time;
-	TsinceLastActivity := Data'last_active;
S'last_value	Function of the base type of S returning the previous value of S,
	immediately before the last change of S.
	wait on Data'transaction;
	case BV2'(Data'last_value & Data) is
	when "X0" => from X to 0 transition
	when "10" => from 1 to 0 transition
	when "00" => Activity, but no Data change
	when others =>
	end case;

BIBLIOGRAPHY

- [1] IEEE, IEEE Std 1076-1993 IEEE Standard VHDL Language Reference Manual, Copyright © 1994, Institute of Electrical and Electronics Engineers, Inc. Web site: http://stdsbbs.ieee.org/
- [2] Sandi Habinc, VHDL Models for Board-Level Simulation, European Space Agency, 1996, available via ftp from ftp.estec.esa.nl/pub/vhdl/doc/BoardLevel.ps
- [3] Cadence Design Systems, Inc., HDL Design Group, 270 Billerica Road, Chelmsford MA 01824, Web site: http://www.cadence.com/
- [4] Alternative System Concepts, Inc., PO Box 128 Windham NH 03087, email: info@ascinc.com
- [5] Scientific and Engineering Software, Inc., SES Workbench system simulator, 4301 Westbank Drive, Blg. A, Austin, TX 78746, Web site: http://www.ses.com
- [6] **Model Technology Incorporated**, Vendor of *Vsystem* VHDL simulator for PC and workstations, 8905 SW Nimbus Av., Suite 150. Beaverton OR 97008-7100, Web site: http://www.model.com
- [7] **David Naiditch**, RendezVous with Ada 95, John Wiley and Sons Inc. Copyright © 1995 by David J. Naiditch, Reprinted by permission of John Wiley & Sons, Inc.
- [8] Daniel S. Barclay, Compass Design Automation, Inc.
- [9] **Ben Cohen**, VHDL Coding Styles and Methodologies, ISBN 0-7923-9598-0 Kluwer Academic Publishers, 1995, Web site: members.aol.com/vhdlcohen
- [10] Paul H. Bardell, William H. McAnney, Jacob Savir, Built-in Test for VLSI: Pseudorandom Techniques, John Wiley and Sons, 1987.
- [11] Joseph Pick of Synopsys, Inc., VHDL Synthesis Techniques and Recommendations, presented at the 1996 Synopsys Users Group Conference
- [12] QuickLogic Corporation, 2933 Bunker Hill Lane, Santa Clara, CA 95054, email: info@qlogic.com
- [13] Synplicity, Inc., 465 Fairchild Drive, Suite 115, Mountain View, CA 94043
- [14] Synopsys, VHDL Compiler Reference Manual, Document Order Number: 1US01-10430, Web site: http://www.synopsys.com
- [15 **COMPASS Design Automation**, 5457 Twin Knolls Road, Suite 100, Columbia, MD 21045, Web site: http://www.compass-da.com
- [16] S. Habinc and P. Sinander, *Using VHDL for Board Level Simulation*, IEEE Design & Test of Computers, Vol. 13, No. 3, Fall 1996, pp. 66-78; Web site: http://www.computer.org/pubs/d&t/d&t.htm
- [17] **Chronology,** *Timing Designer* and *QuickBench*, sales@chronology.com, URL: http://www.chronology.com, (206)869-4227.

INDEX

Α	Operators Implicit, 58 disk\element\signed.vhd, 61
Access Type	Others, 76
Application example, 154	Range definition, 303
Example, 107	Relational, 58
Garbage collection, 106	Resolution function
Linked list	disk\drivers\atomc_pb.vhd, 86
	Shift operators, 59
Example, 154	Slice, 65
A 48 44	Slicing, 58
Activity	Structure representations, 56, 186
Resolved signal, 85	Synthesis, 73
	Table lookup, 56
Aggregate	Two-dimensional, 56
Synthesis, 185	disk\element\tmspec.vhd, 57
Choices, 303	_
	type, 71
Alias	Type conversion, 59
disk\element\cntlr_e.vhd, 45	Unconstrained, 71
Fields	Illegal, 78
Std Logic_Vector, 44	Others
Synthesis, 184	Disk\element\unconsok.vhd, 76
	Assumation out reset
Array	Asynchronous reset
Aggregate, 57, 75	Synthesis:, 191
Aggregate, 74, 76	
Allowed objects, 73	Atomicity
Anonymous, 78	Drivers, 84
Assignment, 58	
Concatenation, 58	Attribute
Constrained, 71	'Val, 47
Constraining methods, 72	'Image, 126
Constraining methods, 79	'Quiet
Definition, 71	Application, 161
	'transaction
Equality, 58	Application, 159
File	'Val
Emulation, 114	disk\element\attribte.vhd, 48
Illegal declarations, 78	Enum_Encoding, 47
Inequality, 58	Exam, 302, 304, 328
Initialization	Image, 122, 126
Error, 67	
Logical operators, 59	predefined (LRM 14.1), 302
Mapping, 74	Reuse, 302, 328
disk \element\mutidm.vhd, 75	Synthesis
disk\element\multidm.vhd, 74	Supported/Unsupported, 185
Multidimensional	
Mapping, 74	Auto-Regression
Normalization, 118	See Regression/Verification, 246
Null, 65	-
	D
Synthesis:, 206	В
One-dimentional, 56	Dannal akiftan
Operations	Barrel shifter
Overloaded, 60	Synthesis/Behavioral, 205
Operations	
disk\element\array1.vhd, 59	Behavioral Synthesis, 243

Requirements, 24 Synthesis, 185

Behavioral/RTL Modeling, 296 Coding style for design reuse, 316 **BFM (Bus Functional Model)** Architectural command, 255 Compilation order, 298 Definition, 254 Instruction file command, 255 Component Memory, 146 Removal, 31 Verification Salient points, 8 Application, 254 Concatenation, 43 Binding, 24 Procedure call, 230 Default, 25 Concurrent Assertion Bit string literal, 44 Salient Points, 9 Block Concurrent procedure Example, 11 Salient points, 8 Reuse, 323 Side effect, 8 Synthesis, 323 Advantages, 10 **Concurrent Signal assignment** Restrictions, 185 for Waveforms, 8 Statement Salient points, 7 Guarded in Synthesis, 17 Salient points, 10 **Concurrent statement** Synthesis, 10 Simulation speed, 273 Reusability, 323 Synthesis:, 185 Definitions, 6 **Buffer Port** Exam, 309 disk\element\buffer2.vhd, 18 disk\element\bufftop2.vhd, 19 disk\element\bufftop3.vhd, 19 **Conditional Signal Assignment** Example, 7 InOut Port, 17 Configuration Binding with configured components, 31 C Configuration Declaration, 28 declaration, 48 Case, 209 **Configured Components** & operator:, 42 disk\element\struct3.vhd, 31 Choice, 70 Deferred Binding Globally static disk\element\deferd c.vhd, 32 restrictions, 319 disk\element\cfgdecl.vhd, 29 Priority, 209 disk\element\cntlr c.vhd, 49 Don't care, 207 Generate statement disk\element\generat_c.vhd, 35 Casting, 39, 44 Generate statements, 33 Generics, 32 Client/server disk\element\filter2.vhd, 33 disk\subprgm\drvproc.vhd, 105 Hierarchical Side Effect disk\element\hierarch.vhd, 30 Avoidance method, 103 Declaration/Specification, 25 Specification disk\element\cfgspec.vhd, 27 Non-portable, 92

Constant	Disconnect, 17
disk\element\constant.vhd, 45	
Fields	Documentation, 337
Std_Logic_Vector, 44	Applicable documents, 331
Simulation speed, 270	Application notes, 335
• •	Definitions, 331
Constructs	Design description, 332
Synthesis	Design files, 335
•	Design team, 331
Supported/Unsupported, 184	Designs, 331
	Diagram, 333
Control	Electrical specification, 335
Parameterization, 319	Initialization, 335
	Interface, 332
Conversion	ISA, 334
Hexadecimal, 122	
Integer to time, 116	Mapping and routing, 336 Modes, 333
Type, 39	
Typed objects to string, 122	Rationale, 333
-y _F	Requirement/design matrix, 332
Counter	Resubility, 331
	Restrictions, 334
Design	Scaleability, 334
Exam, 306 disk	Simulation, 338
******	Software model, 334
element\count_ea.vhd, 41	Summary, 331
Model, 287	Synthesis, 336
	Testability, 334
D	Testbench, 338
	Timing specification, 335
Data reduction	Verification, 337
MISR/Verifier, 130	
	Don't care
Deallocate, 106	Numeric_Std
disk\subprgm\accessok.vhd, 109	Std_Match, 211
disk\subprgm\image.vhd, 107	Synthesis
,	Guideline, 207, 212
Declaration	Drivers
Illegal reference, 67	Atomicity, 84
	Creation, 82
Delta time	Exam, 309
Restrictions on model, 162	· · · · · · · · · · · · · · · · · · ·
	Initial value, 83
Demultiplexer	Initialization, 83
Synthesis, 203	LRM 12.6.1, 83
Syndicsis, 205	LRM 4.3.1.2, 84
	Multiple, 82
Design	Composite, 91
Processes, 314	Source, 93
Units	Static, 92
Exam, 297	Procedure, 100
Verification, 246, 248, 251	Resolved signal, 85
	Static, 82, 83
DesignWare	Static expression, 92
Reuse, 329	Subelement, 82
Synthesis:, 234	

E	
	Slice
EDIF	Null, 66
Synthesis, 336	Std_Logic_1164 package '87/'93, 43
	Subprogram
Editor	Normalization, 118
VHDL, 294	Signal attributes, 110
	Subprogram overloading, 64
Elements	Synthesis
Inter-relationships, 2, 3	Dynamic value, 206
1 , ,	Initialization, 194, 195
Encoding	Null slice, 205
One-hot, 43	Type declaration
One-not, 43	Multiple declarations, 293
TI ata	Types, 39
Entity	Unconstrained Array, 78
Synthesis, 184	
	Error Injector, 163
Enumeration	Applications, 164
Conversion	Modes, 166
disk\element\convsynt.vhd, 47	
Encoding, 43	Exam
Fields, 46	Aggregate choices, 303
Synthesis, 47	Attributes, 302
	Concurrent Statements, 309
Error	Control structure, 303
'Image, 129	Counter design, 306
Alias	Design units, 297
Synthesis, 119	Drivers, 309
Array	Final, 297
Anonymous, 78	Operator overloading, 306
Array	Resolution function
Initialization, 67	Boolean, 309
Null slice, 66	Signal/variable, 304
Unconstrained, 78	Subprogram, 311
Association	Types, 300
Ground/VCC, 239	Wait, 302
Buffer port, 19	•
Case	Examples
Choice, 70	Port association and type convertion, 23
Expression, 42	Port association rules, 21
Concatenation operator, 42	1 of t association fules, 21
Deallocation, 106, 107	
Declaration	F
Identifier, 67	
Drivers	Fields
Multiple, 82, 91, 92, 93	Std_Logic_Vector, 44
Function parameters, 110	Testbench
Incompatible array types, 72	disk\element\cntlrtb.vhd, 49
Inertial signal assignment, 227	
Integer	File
Range, 38	Accessing non-consecutive elements, 113
Others	Array
Unconstrained array, 75	disk\subprgm\f_arry87.vhd, 116
2 11 2 11 2 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Array emulation, 114

<u>Index</u> 375

Binary	
Type restrictions, 284	Global
Declaration	Signal, 285
in Procedures, 111, 113	
Multiple access	Globally static,
disk\subprgm\fline87.vhd, 114	Definition, 318
Simulation speed, 280	Restrictions, 319
Binary, 281	•
Write	Gound
multiple processes, 129	Port mapping, 239
	Tort mapping, 200
Finite state machine	Guard
Mealy/Moore machines, 232	Synthesis, 185
Synthesis	Signals, 11
Styles, 232	Digitals, 11
	Guidelines
Flip-Flop	Buffer port, 17
Synthesis	Component declaration, 25
Asynchronous reset, 191	Configuration declaration, 25, 29
	Constants, 279
Formal	Deallocation
Verification, 252	in Subprograms, 107
	Don't care, 212
Function	Enhancing simulation speed, 270
Conversion	Enumerated type, 279
Std_Logic_Vector to Enumeration, 46	File alternatives, 280
Parameter types, 110	Files
Port map, 267	Use of, 280
Std_Match	Memories, 279
Numeric_Std package, 211	Processes, 278
Synthesis	Resolved signals, 272
Latch Inference, 193	Signal
To_Integer	Utilization, 271
Numeric_Std package, 209	Synthesis
	Asynchronous reset, 192
Functional	Don't care, 212
Verification, 247	Tri-State, 229
	Variable
G	Initialization, 193
9	Type conversion, 279
Garbage Collection	
Access type, 106	Н
	11
Generate	Hexadecimal
Application example, 162	Conversion, 122
Configuration Declaration, 33	
reusability, 328	Hierarchy
Reuse, 328	Signal
Statement	Visibility, 289
Salient points, 9	·
	Homogragh, 64
Generics	declarations, 64
Applications, 319	accidiations, 07
Static, 319	

I	Linked List
Identifier Declaration reference, 67	Example, 154
	Locally static, 318
IEEE	
Standards, 143	Loop Statement
Standards VHDL, 143	Synthesis, 210
Web site, 143	
	LPM
If	Reuse, 329
Priority, 210	
Synthesis, 210	LRM, 64
	1.1.1.2 Ports, 20
Image Package, 122	12.4.3
Application, 126	Configuration
Example, 61	Declaration
	Deferred Binding, 31
Initialization	12.6.1 Drivers, 83
Synthesis:, 184	14.1 - Predefined attributes, 302
•	3.2.1 Arra types, 71
InOut Port, 20	4.3.1.2 Drivers, 84
Buffer Port, 17	4.3.2.2
Buildi Fort, 17	Subelement association, 230
Integran	6.5
Integer Range, 38	Null Slice, 66
Resolution function, 51, 54	7.2.2
Two's complement, 38	Equality, 63
1 wos complement, 38	7.3.1, 44
Internet	7.3.2.2, 76
FAQ, 294	7.3.5, Type conversion, 39
1110, 271	7.4 - Static expression, 70
т	7.4.2, Static Expression, 92
L	8.4.1, Side effects (Procedure), 100
Latch	M
Inference, 188	M
	Memory
Leak	Leak
Memory	Deallocate, 106
Deallocate, 106	ReadLine, 108
ReadLine, 108	Model, 146
	Simulation Speed:, 284
LFSR (Linear Feedback Shift register)	•
Application example, 257	Metalogical
Example, 51	Definition, 149
Synthesis, 132, 136	
Verification, 249	MISR (Multiple Input Signature Register)
•	Data reduction, 281
Line (TextIO)	instead of file, 281
Signal, 291	Regression
Signally 4/1	Verification, 251
	v viiivuuoli, 4J l

Index 377

Mod , 40	Integer
disk\element\count_ea.vhd, 41	Random package
disk of street to the street t	disk\verifc\uniform.vhd, 260
Mr. 1-1	Linear Feedback Shift Register
Model	disk\package\lfsr4.vhd, 135
Array, timing specification, 57	MC14532B
Association VCC/GND	Cacade, 215
disk\synths\togndvcc.vhd, 239	•
Barrel shifter, 205	Priority encoder, 213
Behavioral	Memory 157
disk\synths\barrelnc.vhd, 205	C language, 157
Synthesis	Configuration
disk\synths\barlsyn1.vhd, 206	disk\ramfix_c.vhd, 158
disk\synths\barrel.vhd, 207	disk\ramlnk_c.vhd, 159
Binary File	disk\rampag_c.vhd, 158
Read	Disk paging, 156
\disk\potpouri\fintb93.vhd, 283	Dynamic page, 154
Write	disk\models\ramlink.vhd, 156
\disk\potpouri\finta93.vhd, 282	Fixed Array, 149
Bit Reversal function	disk\models\ramfix.vhd, 152
\disk\synths\bitrevs.vhd, 240	Fixed page, 152
Bit reversal process	disk\models\rampage.vhd, 154
disk\synths\bitrevp.vhd, 240	Testbench, 157
Bit Reverse	disk\models\ram_tb.vhd, 158
disk\subprgm\bitrfnct.vhd, 119	Traditional, 146
Constants	disk\models\memory.vhd, 149
Application of	Multiplexer, 202
disk\potpourri\const.vhd, 280	disk\synths\mux.vhd, 203
Conversion	Mutiplier
Integer to time	disk\synths\multpy.vhd, 243
disk\subprgm\timecnvt.vhd, 117	Pre-charge, 220
Copy file VHDL'87, 112	Priority Encoder, 212
Copy file VHDL 87, 112 Copy file VHDL'93, 113	Register file
- · · · · · · · · · · · · · · · · · · ·	disk\synths\regfile.vhd, 200
Core	Variables, 200
Designs, 329	Shared variable
Count-Down	TextIO.Line
disk	\disk\potpouri\fline93.vhd, 292
element\count_ea.vhd, 41	Shift register, 197
Counter, 287	disk\synth\regok.vhd, 198
Deferring binding, 31	disk\synths\reg9.vhd, 197
Demultiplexer, 203	disk\synths\regok2.vhd, 199
disk\synths\demuxc.vhd, 204	Strings to screen
disk\synths\demuxp2.vhd, 205	disk\models\strgnout.vhd, 128
disk\synths\demuxpl.vhd, 204	Synthesis
Error injector, 163	·
disk\models\errinj.vhd, 170	Counter disk\synths\count.vhd, 189
Error injector configurations	Counter latch
disk\models\ej_cfg.vhd, 177	
Error injector testbench	disk\synths\countvar.vhd, 190
disk\models\ej_tb.vhd, 176	Flip-Flop
Flip-flop	synths\d2ff_asyn.vhd, 192
Asynchronous reset:, 191	synths\dffasync.vhd, 191
disk\synths\dff.vhd, 196	synths\dffsync.vhd, 191
Global signal	TextIO.Line
\disk\potpouri\hierglob.vhd, 287	String
	deik\notnouri\fline87 vhd 293

Source, 143

Timer Numeric Std package Integer Signed/Unsigned, 60 \disk\synths\timer_ea.vhd, 241 Unsigned O \disk\synths\timr3 ea.vhd, 242 Waveform generation One-Hot encoding disk\element\wave.vhd, 8 Synthesis, 233 Zero Ohm bank disk\models\zohm ea.vhd, 162 Operator Zero Ohm resistor, 159 & disk\models\z0quiet.vhd, 161 in Case statement, 42 disk\models\zohm0_ea.vhd, 160 Long strings, 43 Implicit Modeling Array, 58 Behavioral/RTL, 296 Non-Associative, 41 disk\element;eft2r.vhd, 70 **Models for Core** Overloading Reuse, 329 Equal, 63 Synthesis (in), 184 Multiple Input Signature Register see MISR Others See Array, 76 Multiplexer Synthesis, 76 Synthesis, 202 aggregates, 75 Multiplier Out Port, 19 Synthesis:, 242 disk\element\buffer.vhd, 20 N Overload Operator Non-Associative Operator, 41 Explicit, 61 disk\element\left2r.vhd, 70 Equal, 63 Exam, 306 Non-Portable Deferred Binding, 31 P Normalization Package Array Accelerated - list, 285 in Subprogram, 118 Conversion Integer to time, 116 typed objects to string, 122 Notation Recommended, 316 disk\package\image_pb.vhd, 126 Image disk\pacakge\image_pb.vhd, 126 Null Linear Feedback Shift Register, 132 Array, 65 disk\package\lfsrstd.vhd, 133 Synthesis Multiple Input Shift Register, 130 Example, 206 Mutliple Input Signature Register disk\package\misr_pb.vhd, 131 Numeric_Bit Numeric Std Source, 143 Signed/Unsigned, 60 To Integer function, 209 Numeric Std

Index 379

Dandam conceptor	Priority Encoder, 212
Random generator disk\package\rndm_int.vhd, 137 Integer, 137 Std_Logic_Arith Signed /Unsigned, 60 Synthesis	Procedure Concurrent, 193 File declaration, 111 Scope of visibility, 101 Side Effects, 100
Supported, 184	Process
Parameterization Accordion, 318 Alias, 320 Control, 319 Records, 320 Subtypes, 320	Clocked Synthesis:, 186 disk\element\process.vhd, 7 Salient points, 6 Sensitivity Activity, 89 Resolved signal, 87
Parameterized Priority Encoder, 212	Std_Logic_Vector, 87 Variable Lifetime, 193
Parameters Accordion/control, 316	Pre-charge Model, 220
Path definition, 317	Q
Pipeline Synthesis, 224	Qualifier (type), 44
Port	R
Association list disk\element\alist_ea.vhd, 23 Type conversion, 22 Association rules Open, 20 InOut, 20	Random Package, 137 Integer, 137 LFSR, 51
InOut versus Buffer, 17 Out, 19	Range constraint, 50
Source, 93 Synthesis Initialization, 184	Range definition Methods, 303
Port Association Open disk\element\open_ea.vhd, 22	Record Parameterization, 320
diskleiementopen_ea.viid, 22	Reference [10], 131
Port map Function call (in), 267	[11], 183 [12], 195 [13], 195
Printing from VHDL, 126	[14], 235 [15], 252 [16], 270
Priority Case statement, 209 IF Statement, 210	[17], 220 [2], xxvii, 245, 270 [3], xxvii [4], xxvii

[5], xxviii Rollover [6], 44, 48, 273 Methods, 241 [7], 58 [8], 92 S [8], 245 [9], 104 Scaleability Reuse, 334 Register Shadow Selected Signal Assignment Synthesis, 224 Example, 7 Register file Semaphore Signal, 199 Shared variable, 50 Variable, 200 Sensitivity Register model Resolved composite, 87 Synthesis, 186 Sensitivity rule Regression Synthesis, 186 MISR/LFSR example, 257 Verification, 250 Sequential statement Synthesis, 185 Rem, 40 Shared variable, 50, 291 Requirements Example in Design Processes, 314 Line, 291 Semaphore, 50 Resolution Function Boolean Shift Register Exam, 309 Synthesis, 197 Array, 86 Side effects Resolved signal Avoidance method Activity, 85 Client/server, 103 Concurrent procedure, 8 Resource sharing in Concurrent procedure, 8 Synthesis, 235 in Procedure, 100 Reuse Signal Attributes, 302, 328 Access type BFM, 330 TextIO.Line, 291 Block, 323 Exam, 304 Coding styles, 316 Global, 285 Core Hierarchy, 285 LPM, 329 Hierarchy Core models, 329 Visibility, 285 Design for, 313 Internal to component, 285 Design Processes, 314 Simulation speed DesignWare, 329 Composite, 271 Documentation, 331 Implicit, 272 Generate, 328 Reassignment, 271 Parameters, 316 Resolved, 272 Scaleability, 334 Synthesis Subprogram, 328 Bus, 184

Index 381

Initialization, 184	
Register, 184	Std_Logic_Arith package
Utilization, 271	Signed/Unsigned, 60
•	Digital Chicipital, 00
Signed	Std_Logic_Vector
Operations, 60	Resolution, 162
	Resolution, 102
Simulation	Stanning
Stopping, 281	Stopping Simulation, 281
	Silitulation, 281
Simulation speed	S4
Composite assignment, 271	Strength stripper, 267
Concurent statement	C4i
Disabling, 275	String
Concurrent signal assignment, 273	Long, 43 See conversion, 122
Concurrent statement, 273	See conversion, 122
Constant, 279	
Enhancing methods, 270	Subelement Association
File, Binary, 280, 281	Application example, 173
Generate, 276	in ports, 231
MISR, 281	LRM 4.3.2.2.2, 230
Processes, 273	Synthesis, 230
Redundant code, 277	
Signal	Subprogram
Implicit, 272	Exam, 311
Resolved, 272	Normalization of arrays, 118
Signal, 270	Others, 76
Signal reassignment, 271	overloading
Subprograms, 284	LRM 2.3, 64
Types	reusability, 328
Integer/Std_Logic, 278	Reuse, 328
Verifier, 281	See Procedure/Function, 100
VITAL, 285	Simulation Speed:, 284
	Variable
Slices	Initialization, 195
Null	
Synthesis, 65	Subtype
	Range definition, 303
Standards VHDL	Exam, 303
IEEE, 143	Integer
,	Parameterization, 320
Static	
Global/Local, 318	Synthesis, 65
	Aggregate, 185
Static overaggion	Alias, 184
Static expression LRM	Also see model, 186
7.4.2, 92	Architecture, 184
7.4, 70	Array, 73, 186
range constraint, 50	Allowed, 56
range constraint, 50	Агтау
Std Logic	Memory, 57
Std_Logic VHDL'87/VHDL'93	Two-dimensional, 57, 199
Differences, 43	Assertion, 185
disk\element\confused.vhd, 44	Assignment
disk iciemicinolituscu. Viiu, 44	Signal, 185

Barrel shifter, 205	Now, 185
Behavioral, 243	Null array
Bit Reversal, 240	Example, 206
Block	One-Hot encoding, 233
Guarded, 17	Operators, 184
Restrictions, 185	Optimizing for area, 238
Block Statement, 10	Design, 236
Guarded, 17	Package
Buffer drivers, 225	Supported/Unsupported, 184
Bus, 184	Pipeline, 224
Case	Port Mapping to VCC/Ground, 239
& operator, 42	Register
Select, 70	Inference, 188
Component	Register File, 199
Predefined, 199	Register outputs
Concurrent statements, 185	Need for, 225
	Register/Combinational, 188
Configurations, 185	Resolution function
Constructs	
Supported/Unsupported, 184	User defined, 185
Count-Down	Resource sharing, 235
disk	Styles, 235
element\count_ea.vhd, 41	Sensitivity rule, 186
Demultiplexer, 203	Sequential statement, 185
DesignWare, 234	Shadow register, 224
Documentation, 336	Shift Register, 197
Don't care, 207	Signal
EDIF, 336	Register, 184
Entity, 184	Simulation mismatch, 83
Enumeration	Slice
Enum_Encoding, 47	Computational, 206
File, 184	Others, 76
Finite State Machine	Std_Logic_Arith
Styles, 232	+ integer, 189
Flip-flop	Subelement association, 230
Asynchronous reset, 191	Technology impact, 223
Function	Timer
Latch inference, 193	Up/Down
Generate statement, 9	Techniques, 241
Guard, 185	Tri-State
Guarded signals, 12	Guideline, 229
If statement, 210	Rules, 226
Inequality operator, 238	Type
Initialization	Supported, 184
Object, 184	Types, 95
Integer subtype, 208	Unresolved
Latch	Arithmetic operations, 95
Inference, 188	Unresolved type
Latch/register, 186	usage, 95
Latches	Variable, 186, 193, 197
	Initialization, 193
in Tri-states, 227	
LFSR register, 136	Process, 193
Loop statement, 210	Register, 197
Memory, 199	Variable Initialization
Model documentation, 336	Subprogram, 193, 195
Multiplexer, 202	Wait, 185
Multiplier, 242	Restristictions, 195

Index 383

T	Shared, 50, 291 Synthesis
Tashnology	Initialization, 184, 193
Technology	initialization, 101, 173
Synthesis, 223	VCC
m al wal	Port mapping, 239
Testbench BFM	Tort mapping, 237
Design, 254	Verification
Documentation, 338	Automatic, 247
MISR/LFSR example, 258	Design, 248
Validation Plan, 248	Design verifier
, and an	Technique, 251
TextIO	Documentation, 337
Std_Logic	Error injection, 163
Application, 122	File compare
	Technique, 250
Timer	Formal, 252
Up/Down	Regression, 252
Techniques, 241	Functional, 247
	LFSR
Timing checkers	Application example, 257
Verification, 249	Technique, 249
	MISR
Tri-State	Application example, 257 Processes, 246
Synthesis, 226	Processes, 240 Pseudo-random
•	Data, 249
Two's complement	Transaction, 249
Integer, 38	Regression, 246
-	MISR, 251
Туре	Techniques, 250
Array (LRM 3.2.1), 71	Timing checkers, 249
Exam, 300	_
Conversion, 39	Verifier
disk\element\convn.vhd, 40	Data reduction, 281
Qualifier, 39	
	VHDL
Type conversion	'98
Port association lists, 22	Requests, 272
	Item for review, 76
U	VHDL'87/93 Difference, 43
Unconstrained Array Aggregate, 75	Visibility
Unsigned	Scope, 101
Operations, 60	37FT A T
	VITAL Packages:, 295
V	Purpose, 295
Variable	Simulation Efficiency, 285
	Simulation Speed:, 285
Exam, 304 Initialization	Source, 143
Subprogram, 195	•
Synthesis, 193	
Lifetime, 193	
Drocess 103	

Process, 193

W

Wait

Exam, 302
Simulator handling, 273
Synthesis
Restrictions, 195
Synthesis:, 185
Waveform
Generation example, 8
Waveform generation
disk\element\wave.vhd, 8