

0x671  
H22

寄存器  
有地址线

	add [25:21]	addu [25:21]	sub	subu	and [25:21]	or [25:21]	xor [25:21]	nor [25:21]	SLT [25:21]	SLTU [25:21]	sl [20:16]	Srl [20:16]	Sra [20:16]	slv [25:21]	Srlv [25:21]	Srav [25:21]	jr [25:21]	addi [25:21]	addiu [25:21]	andi [25:21]
RSC [4:0]	01	01			01	01	01	01	01	01	01	01	01	01	01	01	10	01	01	01
RTC [4:0]	01	01			01	01	01	01	01	01	01	01	01	01	01	01	x	01	01	01
M <sub>1</sub>	1	1			1	1	1	1	1	1	0	0	0	1	1	1	1	1	1	1
M <sub>2</sub>	0	0			0	0	0	0	0	0	0	0	0	0	0	0	x	1	1	1
M <sub>3</sub>	0	0			0	0	0	0	0	0	0	0	0	0	0	0	x	0	0	0
M <sub>4</sub>																				
M <sub>5</sub>																				
RDC [4:0]	[15:11]	[15:11]			[15:11]	[15:11]	[15:11]	[15:11]	[15:11]	[15:11]	[15:11]	[15:11]	[15:11]	[15:11]	[15:11]	[15:11]	x	[20:16]	[20:16]	[20:16]
RF-w	1	1			1	1	1	1	1	1	1	1	1	1	1	1	0	1	1	1
RF-CLK	~clk	~clk			~clk	~clk	~clk	~clk	~clk	~clk	~clk	~clk	~clk	~clk	~clk	~clk	~clk	~clk	~clk	~clk
DM-CS	0	0			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
DM-W	0	0			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
DM-R	0	0			0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
ALVC [4:0]	0010	0000	0011	0001	0100	0101	0110	0111	1011	1010	111X	1101	1100	111X	1101	1100	x	0010	0000	0100

SA→EXTS SA→EXTS SA→EXTS

多地址  
线: M<sub>1</sub> output  
→ PC  
M<sub>1</sub> → 4位  
若 M<sub>1</sub>[5]  
则 M<sub>1</sub> 将  
RS.out → PC

31~26	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000	000000
5~0	100000	100000	100000	100000	100000	100000	100000	100000	100000	100000	100000	100000	100000	100000	100000	100000	100000	100000	100000	100000

rd ← RS AND r4