

# **CSM152A – Lab 3**

Names: Jahan Kuruvilla Cherian; Kevin Xu

Group: Lab 6 – Group 9

UID: 104436427; 704303603


Date Performed: 4/28

TA: Babak Moatamed

# Workshop 1

## Clock Enable

- 1.) To understand what `clk_en` really does we looked at the clock enable section of the `nexsys3.v` file. We notice that at every positive edge of the master clock cycle, an 18-bit register `clk_dv_inc` is incremented by 1, acting almost like a counter. When the reset is enabled then all our values are reset to 0 including `clk_en`. However, in all other situations we notice that `clk_dv` is set to the lower 17 bits of the incremented value `clk_dv_inc`, `clk_en` is set to the MSB of the incremented value and `clk_en_d` is set to `clk_en`. What all of this amounts to is that this section of the code is essentially a clock divider used for the enable signal which is used in the next section of the code for instruction stepping.
- 2.) `//clk_en periodicity 1.310720 ms (~763Hz)`
- 3.) `//clk_en high -> clk_dv 17'b0`
- 4.) Using Logisim we translated the clock enable section of the code into a schematic as shown below in Figure 3.




**Figure 3:** Logisim schematic showing how the `clk_en`, `clk_en_d`, `clk_dv` and `clk_dv_inc` signals are set from the Verilog code in `nexsys3.v`

## Instruction Valid

- 1.) We ran a simulation of the code from the `nexsys3.v` file and used the results to answer the questions presented in the lab manual.
- 2.) `//Found to exactly 0.00001 ms`
- 3.) `clk_en_d` is essentially a delayed version of `clk_en`. The reason this is used in setting the new value of `step_d` (which is then later used in the `inst_vld` signal) is because the `clk_en` value is set back to 0 once `step_d` changes. Thus using this would result in `inst_vld` always evaluating to 0.

This delayed `clk_en_d` signal thus gives us the ability to evaluate the value of `clk` at the same time the `inst_vld` signal changes.

- 4.) //Simulation here
- 5.) We used Logisim to draw a schematic for the relationship between `clk_en`, `step_d[1]`, `step_d[0]`, `btnS`, `clk_en_d`, and `inst_vld`. This can be seen below in Figure 6.



**Figure 6:** The Logisim schematic for the aforementioned signals. Note that this is not a complete implementation that is worthy of simulation because it focuses only on the small subpart of the overall design. It should be used merely for an overview of what this subsection of the `nexsys3.v` module does.


## Register File

- 1.) Running the simulation for the program with the `seq_rf.v` module gave us insight into answering the questions presented in Workshop 1.
- 2.) The register is first assigned a non zero value on line 33 of the `seq_rf.v` Verilog code. The line is `rf[i_wsel] <= i_wdata;`. This line is clearly indicative that this statement is sequential in nature due to the use of a non-blocking assignment and the fact that it exists in an `always` block that is dependent on the positive edge of the clock.
- 3.) We notice on lines 35 and 36 of the file to be the points where data is read out from the register based on two select bits – `i_sel_a` and `i_sel_b`. This is combinatorial logic since the statements as follows use blocking assignments without relying on a clock:  

```
assign o_data_a = rf[i_sel_a];
assign o_data_b = rf[i_sel_b];
```

If we were to manually implement this we would have to use multiplexers with the two selection bits as our select bits.

- 4.) Figure 7 shows us the Logisim schematic of the register file block.



**Figure 7:** The basic Logisim schematic that shows the selection of data from the four different registers used for the four different instructions fed into the Nexsys3 board.

5.) //Simulation here for when register 3 had its first non-zero value written to it.