

# SOC- Final Project group 8

## Hardware Architecture



## Prefetch (use the pipeline scheme)

By using the pipelined scheme for execution memory with prefetch controller, we can read 8 consecutive instructions with a total of 19 cycles.



# Memory Layout


Sections	Base Address
Execution memory	0x3800 0000
UART	0x3000 0000
Data	0x3400 0000
Sort	0x3500 0000
MatMul	0x3600 0000
FIR	0x3700 0000


# FIR – Register Address

Address	Data					
	Bit 0	ap_start				
	Bit 1	ap_idle				
0x00	Bit 2	ap_done				
	Bit 3	Ready for input				
	Bit 4	Ready for Output				
0x10		Length				
0x20 ~ 0x5F	Tap coef.					
0x80	Input					
0x84	Output					

## FIR – Waveform

In our hardware accelerator with the optimization, we reduce the cycles for each computation to **74 cycles on average.** 





#### FIR – Results

The baseline in lab6 is 287208 clock cycles. While the total cycles here is 4780.

The start flag of FIR is 0x00A5, while the end flag is 0x005A

We also check the 15<sup>th</sup>, 30<sup>th</sup>, 45<sup>th</sup>, and 60<sup>th</sup> result in the testbench to make sure the computation is correct.

```
Start counting layency (clock cycles) of FIR
The 15th answer is correct: result = 4f, golden = 4f
The 30th answer is correct: result = 5c, golden = 5c
The 45th answer is correct: result = 69, golden = 69
The 60th answer is correct: result = 76, golden = 76
FIR latency:

4780 clock cycles
```

The performance improvement is around **60.1X** 


## MatMul – Register Address

Address	Data						
	Bit 0	ap_start					
	Bit 1	ap_idle					
0xF0	Bit 2	ap_done					
	Bit 3	Ready for input					
	Bit 4	Ready for Output					
0x00 ~ 0x3F	0x00 ~ 0x3F						
0x40 ~ 0x7F	Matrix B						
0x80	Matrix C (stream out)						

## MatMul – Waveform

The result will put in the checkbits as in the figure, which we can see the computation is correct.

Note that adder\_result is shown in decimal.



6 us	1087 us	108	3 us	1089	us	1096	us	1091	us	1092	2 us	109	3 us	16	94 us	1	095 us	16	96 us	1097 us	,	1098 us		1099 us	116	θus	110	l us	1102	2 us	110	3 us	1104
90A1					0038		003E		044	(e	04A	(θ	098		00AE		00C4	0	0DA	00F8	<u> </u>	)11E	)(E	144	016A		0158	()(	918E	Œ	)1C4	Θ	+ 001A
			<b>///3+</b> ///	+/2+	<b>(\(\)</b> (00+	26+	\\\\\ <mark>00+</mark>	26+	00+	26+	00+	<u>26+</u> ()	00-	26+	<b>₩</b> ₩	26+	<b>(#)</b>	26+	00+ 26+	. <mark>}(()</mark> 00+	26+	() <mark>00+</mark> (	26+	( <mark>∖00+ \</mark> 26	+)((()(00	+ (26+	<b> </b>	26+	<b>₩</b> 00+	26+	() <mark>00+</mark>	26000	+ \ <mark>1000</mark> 6
20000000											0000	0004	0000	0000	00000	2000	700000	200	0000000	V000000	010	Vaaaaaa	10	00000000	/000	00005	0000	0010	Jacobs	2024	00000	000	
00000000 000000004			0000000	)E	Vaaaaa	0006	00000	0007	Vagage				_		_				00000008 0000002D								_		_		•		
00000004			0000000				00000					=	=		_				0000002D					00000003	==						00000		
OXXXXXXX		0024	0000000		1		00000		^_						_		-		0000008F			-							~		00000		
)			ĮΘ		Īθ		ĬΘ		ĮΘ		Θ		Θ		ĬΘ		Θ		Θ	ĬΘ		0		Θ	ĪΘ		ĬΘ		Θ		ĪΘ		
OXX	56		62		68		74		(152		174		196		218		248		286	324		362		344	398		452		506		56		
																														_			

## MatMul – Results

The baseline in lab6 is **74102** clock cycles. While the total cycles here is **451**.

The start flag of MatMul is **0x00A1**, while the end flag is **0x001A** 

```
Start counting layency (clock cycles) of Matmul
Matmul latency : 451 clock cycles
```

The performance improvement is around **164.3X** 

## Sort – Register Address


Address	Data	
	Bit 0	ap_start
	Bit 1	ap_idle
0x00	Bit 2	ap_done
	Bit 3	Ready for input
	Bit 4	Ready for Output
0x80	Input	
0x84	Output	

## Sort – Waveform

The result will put in the checkbits as in the figure, which we can see the sorting is correct.

The start flag of Sort is **0x00A2**, while the end flag is **0x002A** 

The original data is: {2B, 27, 23, 1D, 1B, 17, 13, 0F, 0B, 07}





## Sort – Results

The baseline in lab6 is **24305** clock cycles. While the total cycles here is **665**.

```
Start counting layency (clock cycles) of Sorting
Sorting latency : 665 clock cycles
```

The performance improvement is around **36.5X** 


## Overall Result of Testbench

Task	Our work	Improvement
FIR	4780 cycles	60.1
MatMul	451 cycles	164.3
Sorting	665 cycles	36.5

```
Start counting layency (clock cycles) of FIR
The 15th answer is correct : result = 4f, golden = 4f
The 30th answer is correct : result = 5c, golden = 5c
The 45th answer is correct : result = 69, golden = 69
The 60th answer is correct : result = 76, golden = 76
FIR latency:
                               4780 clock cycles
Start counting layency (clock cycles) of Matmul
Matmul latency :
                                451 clock cycles
Start counting layency (clock cycles) of Sorting
Sorting latency:
                                665 clock cycles
Total computing latency:
                                5896 clock cycles
Monitor:Computation Part Passed
UART sending data
ltx data bit index 0: 0
tx data bit index 1: 0
tx data bit index 2: 0
tx data bit index 3: 1
tx data bit index 4: 1
tx data bit index 5: 0
tx data bit index 6: 1
tx data bit index 7: 1
tx complete 1
UART finished sending
rx data bit index 0: 0
rx data bit index 1: 0
rx data bit index 2: 0
rx data bit index 3: 1
rx data bit index 4: 1
rx data bit index 5: 0
rx data bit index 6: 1
rx data bit index 7: 1
recevied word 216
Total latency :
                      26659 (cycles)
```

## Resource Report

We can see the resource is still sufficient after adding hardware accelerators. The resource overhead is not too much



Resource	Utilization	Available	Utilization %
LUT	9484	53200	17.83
LUTRAM	469	17400	2.70
FF	7146	106400	6.72
BRAM	9	140	6.43
DSP	12	220	5.45

#### FPGA Test

We also do the test for FPGA on the Jupyter Notebook, from the result, we can see the checkbits is correct.

Note that we didn't do anything to the UART, so we skip the test on the UART

```
async def caravel_start():
      ipOUTPIN.write(0x10, 0)
      print("Start Caravel Soc")
      ipOUTPIN.write(0x10, 1)
  async def check():
      while((ipPS.read(0x1c) & 0xffff0000) != 0xab610000):
          await asyncio.sleep(0.01)
      print ("checkbits = ab61, all tasks are done")
  async def async main():
      task0 = asyncio.create_task(caravel_start())
      task1 = asyncio.create task(check())
      await asyncio.sleep(5)
      await asyncio.sleep(20)
      task1.cancel()
          await task1
      except asyncio.CancelledError:
          print('main(): uart rx is cancelled now')
  asyncio.run(async_main())
  Start Caravel Soc
  checkbits = ab61, all tasks are done
: print ("0x10 = ", hex(ipPS.read(0x10)))
  print ("0x14 = ", hex(ipPS.read(0x14)))
  print ("0x1c = ", hex(ipPS.read(0x1c)))
 print ("0x20 = ", hex(ipPS.read(0x20)))
 print ("0x34 = ", hex(ipPS.read(0x34)))
 print ("0x38 = ", hex(ipPS.read(0x38)))
  0x10 = 0x0
  0x14 = 0x0
  0x1c = 0xab610040
  0x20 = 0x0
  0x34 = 0x20
  0x38 = 0x3f
```

### Future Work

#### DMA with SDRAM and controller:

From the performance enhancement, we think the current bottleneck of our work is the data access time. Using a faster SDRAM with DMA can help solve the issues.

#### Assembly code arrangement:

We have discovered several instruction hazards in the assembly code, we may rearrange the instructions to improve those hazards.

## Future Work

UART with FIFO.

The baud rate of UART is relatively slow compared to the clock frequency.

It can be a bottleneck for UART to interrupt. Adding a FIFO buffer might help to migrate the problems.

