




Topics to Cover

- History and development of computing systems
- Evolution of operating systems
- Textbook
 - Stallings's: Chapter 1.1-1.7
- References
 - Tanenbaum's: Chapter 1Silberschatz's: Chapter 1

Eddie Law ²









Moore's Law

- Gordon Moore (co-founder of Intel) predicted in 1965 that the transistor density of semiconductor chips would double roughly every 18 months
- 2 × transistors/chip every 1.5 years - called "Moore's Law"
- i.e., microprocessors have become smaller, denser, and more powerful



Death of the Moore's Law

Then how to further improve the system performance in future?

Parallelism, e.g., multi-core, discuss later

Woore's Law IN DRAMS

UNIPROCESSOR PERFORMANCE (SINGLE CORE)

1.5x/year 2x ln 2 years 2x ln 7 years


2x ln 2 years 2x ln 7 years


Death of the Moore's Law IN DRAMS

UNIPROCESSOR PERFORMANCE (SINGLE CORE)

Figure 1.4x/year 2x ln 2 years 2x ln 7 years

Eddie Law 8





Main Memory

- Holds data and instructions temporarily which the CPU will process and execute
- Volatile (RAM: Random Access Memory)
- Contents of the memory is lost when the computer is shut down
- Also referred to as real, or primary memory

RAM in market:

- 3200 MT/s DDR4
- 6000+ MT/s DDR5 (2019)

DDR (double data rate)
MT/s (mega transfers per second)



Eddie Law 11

I/O Modules

Storage (e.g., hard drive)

Communications equipment (e.g., wifi)

Terminals (i.e., monitor)

Eddie Law 12

System Bus

• Provides for communications among processors, main memory, and I/O modules

Examples of buses in PC:

- 1. ISA (industry standard architecture)
- 2. PCI (peripheral component interconnect)
- 3. PCIe (PCI express)



Eddie Law 13


Microprocessor(s)


- Enabled desktop, handheld CPU: Intel, AMD, computing, small board computer
- Fastest general purpose processor ARM, ATI, NVidia
 Multiprocessor
- Multiprocessors
 - SMP (Symmetric), AMP (Asymmetric)
- Multi-core: a chip (socket) contains multiple processors (cores)
 - "ManyCore" for GPU refers to many processors/chip, e.g., 128 cores
 - · Parallelism must be exploited OS facilitates it


AMD Ryzen 9 3950X:


16 cores, 32 threads, 3.5-4.7GHz L1 64KB/core, L2 512KB/core, L3 64MB Thermal design power (TDP) 105W

















What is a register?

- Small memory set inside the processor
- Termed as "general registers" and/or "special registers"
- Each usually holds only single value, e.g., instruction, data, or address
- Types of registers
 - Data (instruction is a type of data)
 - Address: base and index registers; segment pointer and an offset register; stack pointer

Eddie Law 19

User-Invisible Registers (1)

- Program Counter (PC) contains address of next instruction to be fetched
- Instruction Register (IR) contains the most recently fetched instruction for next execution
- Processor Status Word (PSW)
 - Condition codes (or flags) bits set by processor hardware as results of operations, e.g., positive result, negative result, divided by zero, overflow
 - Some control bits: Interrupt enable / disable; kernel (supervisor) / user mode

User-Visible Registers (2)

- Enable programmer to minimize main-memory references by optimizing register use
- Available to all applications and system programmes
- Data registers
 - For calculation
 - · Minimize references to main memory
- Address registers
 - Contain main memory address of data and instructions
 - · May contain a portion of an address used to calculate the complete address
- Settings of registers would be vendor-specific and chip-specific


Eddie Law 21

Control and Status Registers

- Used by processor to control the operations of a processor
- Used by privileged operating-system routines to control the execution of programmes
- E.g., the PSW


An Instruction Cycle (1)

- In its simplest form, instruction processing consists of *two* steps:
 - 1. The processor **reads** (fetches) instructions from memory one at a time
 - 2. It then **executes** the instruction
- Program execution consists of repeating the process of instruction fetch and instruction execution
- Instruction execution may involve several operations and depends on the nature of the instruction



Registers and Instruction Cycles

- In an instruction cycle
 - PC holds the address of next instruction to be fetched
 - Fetched instruction is placed in IR
 - Then PC is incremented after the fetch
 - · Then execution of instruction



Short Notes on Superscalar and Multicore (1)

- Super-scalar processors
 - Multiple instructions can be dispatched during a single clock cycle
 - Keeping track of multiple instructions in-flight, but all instructions are from a single program; that is, it is still just *one process*
 - Hence, there is only one instruction counter (different from multi-core)
 - For only "one instruction counter," and it is technically true that the code will run and experience no disparity unless using some branch prediction schemes (speculative execution: simultaneously execute both branches and throw away the "wrong" prediction's result)

Short Notes on Superscalar and Multicore (2)


- Multi-core
 - Multiple instruction streams can execute simultaneously
 - The important part is that each core (executing with its own instruction counter) can also be super-scalar in order to execute each single process more quickly!


Eddie Law 27

A Typical Set of Registers

- PC Program Counter
- IR Instruction Register
- MAR Memory Address Register
- MBR Memory Buffer Register
- I/OAR I/O Address Register
- I/OBR I/O Buffer Register


Usually, some of these registers are directly visible to system programmers, but most of them are not





Categories of Instructions

- Processor-memory: transfer data between processor and memory
- Processor-I/O: transfer data between processor and I/O module
- Data processing: perform arithmetic or logic operation on data
- Control: change the sequence of execution



Interrupts

- An interruption of the normal processing of processor (e.g. from I/O, memory)
- A way to improve processor utilization


Eddie Law 33

Classes of Interrupts

- Program
 - Due to results of instruction executions
 - Examples: arithmetic overflow, division by zero, execute an illegal machine instruction, and reference outside a user's allowed memory space (fault segmentation)

Why • Timer

- interrupt? Generated by a timer within the processor
 - - Generated by I/O controller, to signal normal completion of an operation or a variety of error conditions
 - Hardware failure
 - Generated by a failure: power failure or memory parity error





Interrupt Stage


- Processor checks for interrupts
- If no interrupts, fetch the next instruction from the current process
- If an interrupt is pending, suspend execution of the current process, and execute the interrupt handler


Interrupt Handler or Interrupt Service Routine


- Usually a small process which determines the nature of an interrupt and performs whatever actions are needed
- When the CPU is interrupted, control is transferred to this interrupt handler process
- Upon finishing, control is transferred back to the interrupted process
- It could generally be a part of an operating system, e.g., mouse click












Disk Cache

- Could be some proprietary implementations
- A portion of main memory used as a buffer to temporarily hold data for the disk
- Disk writes are clustered
- Some data written out may be referenced again
- The data are retrieved rapidly from the software cache instead of slowly from disk

Eddie Law 43

Cache Memory

- Invisible to operating system
- Processor speed is much faster than memory access speed
- Shorten the data retrieval time, in general
- Virtually increase the access speed of memory on average
- Small caches have a significant impact on performance




Eddie Law 44


22


Cache Memory: How It Works

- Operation of cache: saves a portion of data from main memory
- · How to do it?
- When data is requested, processor first checks cache(s)
- If not found in cache(s), the block of memory containing the needed information is moved to the cache





Basis of Validity • Based on the principle known as the locality of reference Eddie Law 47





I/O Communication Techniques • Programmed I/O • Interrupt-driven I/O • Direct Memory Access (DMA)





Programmed I/O

procedure readString(var s);
repeat
Send I/O command "go read a word"
repeat
Read I/O status
until I/O done
Read word from I/O module
Write word into memory
until finished reading


Pseudo-code


Eddie Law 53


Interrupt-Driven I/O


- · No busy waiting.
- Processor can proceed to do other things when I/O is in progress
- When I/O is done, the CPU is interrupted

Still consumes a lot of processor time because every word read or written passes through the processor









Summary

- Processor, memory, I/O, bus
- How processor runs program
- How processor interacts with memory and I/O
- Interrupt
- Cache
- Programmed I/O, Interrupt-driven I/O and DMA

Eddie Law 59

Next Topic

- Operating System Overview
- Read Chapter 2