

# 2022 計算機組織

## Computer Organization

### Lab 2 Report

系級	電機 114
學號	E24106220
姓名	簡誌加

# Question List

Q1 : Why **IALIGN** of RV32I is 32 bits ?

Because the rules say so.

Why **IALIGN** need to support 16 bits ?

Because there's a function call "compression" which make the size of the instruction 16 bits, hence IALIGN has to keep the compatibility of the 16 bits instruction.

Why **IALIGN** have no greater than 32 bits (e.g. 64 / 128 bits) ?

Because if the alignment of instructions is separated for every 64 bits, the instruction may not be perfectly divided, there would be too much blank in the memory just to follow the alignment of 64 bits separation.

Q2 : Why temporary registers and saved registers are not numbered sequentially ?

Because embedded devices exist, the arrangement of the location of registers have to be compatible with both I and E devices at the same time, so the design of it may not be perfectly sequential.

Q3 : Why return value needs 2 registers (a0, a1) ?

Because the return value may not always be smaller than 32 bits, for instance, there might be a return value whose data type is double or float, whose sizes are 64 bits.

Q4 : Why there is no lwu in **RV32I**?


Because a word's size is 32 bits, the original purpose of lbu and lhu is to extend the size of halfword and byte with two different ways depending on the situation at the time. Since there's no need of extension of word, there's no need of unsigned loading.

Q5 : What is the addressing mode of Load & Store ?

The addressing mode of Load is I-type, and the addressing mode of Store is S-type

## Exercise 1

1. Please screenshot your golden.hex (Need 9 answers)



```
CO2022_Lab1 > test > ex1 > golden.hex
1 000001e6
2 00000026
3 00000016
4 00000000
5 00000000
6 00000232
7 fffffffef
8 00000002
9 ffffffffa
```

2. Please explain how you implement the following C code with RISC-V assembly code we learned this time

(1) Variable \* -3:

Var \* 3 \* (-1)

Var \* 4 (slli 2)

(Var \* 4) - Var (sub)

Make a (-1) number in a register

xor (Var \* 3) with (-1), which is ffffffff.

(2) abs(Variable):

I use slti 0 to verify whether the Var is less than 0,

I save the result in a register, and then make some amendment,

Let's say, t0 is the result of (Var < 0), I then modify it as

t1 = t0 - 2t0, let's see what happens depending on what t0 is,

if  $t0 > 0$ ,  $t1 = 0$ ; however, if  $t0 < 0$ ,  $t1 = -1$ , which ffffffff  
 we now xor Var with t1, let's see what happens,  
 if  $Var > 0$ ,  $Var \text{ xor } t1 = Var \text{ xor } 0$ , which won't change Var's sign,  
 if  $Var < 0$ ,  $Var \text{ xor } t1 = Var \text{ xor } 1$ , which change the sign of Var.  
 and that's what I came up with behind `abs(Var)`.

(3) Variable % 4:

Simple,  
 I first check if they are smaller than 0,  
 I get the absolute number of them,  
 I % them by ANDing them with 00000003, which is 0....011  
 I use the result of `slti Var 0` and `Var andi 0000003` and get the final  
 result of  $Var \% 4$  whether  $Var > 0$  or not.

(4) (int) (Variable / 8):

Just `srai` it with 3, those floating number will be eaten and keep  
 those integers.

(5) (int) (100 \* 5.625):

$5.625 = 45/8$   
 I tried two ways,  
 $45 * 100 / 8$ , which is easier I think,  
`li x, 45, 100x = {[(4x + x) * 4] + 5x} * 4`, and then `srai 3 __#`  
 the other way is: (I implemented in this way at last)  
 $100 * 45/8$ ,  
`li x, 100, (32x + 8x + 5x) / 8 __#`

(6) (int) (-5 \* 3.5):

I figured out that if `srai` is used on negative number, it will be 1  
 less than it should have been, so I added it back after then,  
 $3.5 = 7/2 = (8 - 1)/2$ , after all these, I think I don't have to  
 explain how I implement those progress already.

(7) (int) (3 \* 0.75):  
 $0.75 = 3/4 = (4 - 1)/4.$

(8) (int) (Variable \* 0.75):  
Same as (7).

3. Please explain if just using the assembly code we learned this time is enough to do `Variable * Variable`, how or why not?

NO, because basically the ways we use this time are usually first slli it with a certain number that we already know and then add the rest if it.

However, we can't do this if we are not knowing either of the number.

4. Please compare the differences between main.s & main.dump (e.g. How Pseudo Instructions correspond to actual instructions & other differences you found)

As what I saw between main.s and main.dump, maybe it's because that the asm instructions I used are all very simple, and I didn't use any pseudo code, so the difference between main.s and main.dump is small. The only difference I found was that the indication of numbers in main.dump are sometimes 0x..... rather than just the number of itself, that's it.

5. Please screenshot the pass information

```

Done

DM['h9000'] = 000001e6, pass
DM['h9004'] = 00000026, pass
DM['h9008'] = 00000016, pass
DM['h900c'] = 00000000, pass
DM['h9010'] = 00000000, pass
DM['h9014'] = 00000232, pass
DM['h9018'] = ffffffff, pass
DM['h901c'] = 00000002, pass
DM['h9020'] = ffffffff, pass


*****
**                                     **
**                                     **
**   Congratulations !!               **
**                                     **
**   Simulation PASS!!                **
**                                     **
**                                     **
*****

Simulation complete via $finish(1) at time 1085 NS + 2
./top_tb.sv:120      $finish;
xcelium> exit
user:~/C02022_Lab1>

```


6. Please explain the waveform at the 8 locations listed above with “main.dump”

(1) Variable \* -3:



106	64: 00229e93	slli t4,t0,0x2
107	68: 41d28f33	sub t5,t0,t4
108	6c: 00231e93	slli t4,t1,0x2
109	70: 006e8eb3	add t4,t4,t1
110	74: 006e8eb3	add t4,t4,t1
111	78: 41d30fb3	sub t6,t1,t4
112	7c: 01ef8fb3	add t6,t6,t5
113	80: 01f42223	sw t6,4(s0)

(2) abs(Variable):




```

114      84: 0002ae93      slti  t4,t0,0
115      88: 001e9f13      slli  t5,t4,0x1
116      8c: 41ee8f33      sub   t5,t4,t5
117      90: 005f4f33      xor   t5,t5,t0
118      94: 01df0f33      add   t5,t5,t4
119      98: 00032e93      slti  t4,t1,0
120      9c: 001e9f93      slli  t6,t4,0x1
121      a0: 41fe8fb3      sub   t6,t4,t6
122      a4: 006fcfb3      xor   t6,t6,t1
123      a8: 01df8fb3      add   t6,t6,t4
124      ac: 01ff0eb3      add   t4,t5,t6
125      b0: 01d42423      sw    t4,8(s0)

```

(3) Variable %4:




```

126      b4: 0002ae93      slti  t4,t0,0
127      b8: 001e9f13      slli  t5,t4,0x1
128      bc: 41ee8f33      sub   t5,t4,t5
129      c0: 005f4f33      xor   t5,t5,t0
130      c4: 01df0f33      add   t5,t5,t4
131      c8: 00032e93      slti  t4,t1,0
132      cc: 001e9f93      slli  t6,t4,0x1
133      d0: 41fe8fb3      sub   t6,t4,t6
134      d4: 006fcfb3      xor   t6,t6,t1
135      d8: 01df8fb3      add   t6,t6,t4
136      dc: 003f7993      andi  s3,t5,3
137      e0: 0002a493      slti  s1,t0,0
138      e4: 00149913      slli  s2,s1,0x1
139      e8: 41248933      sub   s2,s1,s2
140      ec: 0129c9b3      xor   s3,s3,s2
141      f0: 009989b3      add   s3,s3,s1
142      f4: 003ffa13      andi  s4,t6,3
143      f8: 00032493      slti  s1,t1,0
144      fc: 00149913      slli  s2,s1,0x1
145      100: 41248933      sub   s2,s1,s2
146      104: 012a4a33      xor   s4,s4,s2
147      108: 009a0a33      add   s4,s4,s1
148      10c: 01498fb3      add   t6,s3,s4
149      110: 01f42623      sw    t6,12(s0)

```

(4) (int) (Variable / 8):




```

150      114: 4032de93      srail t4,t0,0x3
151      118: 40335f13      srail t5,t1,0x3
152      11c: 000eaf93      slti  t6,t4,0
153      120: 01fe8eb3      add   t4,t4,t6
154      124: 000f2f93      slti  t6,t5,0
155      128: 01ff0f33      add   t5,t5,t6
156      12c: 01ee8fb3      add   t6,t4,t5
157      130: 01f42823      sw    t6,16(s0)

```

(5) (int) (100 \* 5.625):






```

158      134: 06400293      li t0,100
159      138: 00229313      slli t1,t0,0x2
160      13c: 00530333      add t1,t1,t0
161      140: 00329e93      slli t4,t0,0x3
162      144: 01d30333      add t1,t1,t4
163      148: 00529e93      slli t4,t0,0x5
164      14c: 01d30333      add t1,t1,t4
165      150: 00335293      srli t0,t1,0x3
166      154: 00542a23      sw t0,20(s0)

```

(6) (int) (-5 \* 3.5):




```

167      158: ffb00293      li t0,-5
168      15c: 00329313      slli t1,t0,0x3
169      160: 40530333      sub t1,t1,t0
170      164: 40135313      srli t1,t1,0x1
171      168: 00130313      addi t1,t1,1
172      16c: 00642c23      sw t1,24(s0)

```

(7) (int) (3 \* 0.75):




```

167      158: ffb00293      li t0,-5
168      15c: 00329313      slli t1,t0,0x3
169      160: 40530333      sub t1,t1,t0
170      164: 40135313      srar t1,t1,0x1
171      168: 00130313      addi t1,t1,1
172      16c: 00642c23      sw t1,24(s0)
173      170: 00300293      li t0,3
174      174: 00229313      slli t1,t0,0x2
175      178: 40530333      sub t1,t1,t0
176      17c: 00235313      srli t1,t1,0x2
177      180: 00642e23      sw t1,28(s0)

```

(8) (int) (Variable \* 0.75):



```

177      180: 00642e23      sw t1,28(s0)
178      184: 00239293      slli t0,t2,0x2
179      188: 40728333      sub t1,t0,t2
180      18c: 40235313      srar t1,t1,0x2
181      190: 002e1293      slli t0,t3,0x2
182      194: 41c28eb3      sub t4,t0,t3
183      198: 402ede93      srar t4,t4,0x2
184      19c: 01d302b3      add t0,t1,t4
185      1a0: 00128293      addi t0,t0,1
186      1a4: 02542023      sw t0,32(s0)

```

## Exercise 2

1. Please screenshot your golden.hex (Need 5 answers)

```
CO2022_Lab1 > test > ex2 > ≡ golden.hex
1  D1C3F185
2  003358FF
3  xxxxFF85
4  0000F185
5  xxxxxxFF
```

2. Please explain how you put long integers (0xD1C3F185, 0x003358FF) into registers

Just as usual, use the data type “word”, which is the biggest so far.

3. Please explain how you figured out the answers at 0x9008, 0x900c, 0x9010

I read the asm code, and then I figured out that saving those data with halfword or byte will lose some of the information, hence the lost information will be illustrated with “x”.

4. Please compare the differences between main.s & main.dump (e.g. How Pseudo Instructions correspond to actual instructions & other differences you found)

In main.dump, the instruction “li t0, 0xD1C3F185” is divided into two steps, which is to lui 0xD1C3F first and then add it with the remaining 185, and so does the “li t1, 0x003358FF”.

5. Please screenshot the pass information


```
"Vardi" : End of traversing.
Done
[0] "h0000" = d1c3f185, pass
[0] "h0001" = 003358ff, pass
[0] "h0002" = xxxxff85, pass
[0] "h0003" = 0000f185, pass
[0] "h0010" = xxxxxxff, pass

*****
**                                     **
**  Congratulations !!               **
**                                     **
**  Simulation PASS!!                **
**                                     **
*****

Simulation complete via $finish(1) at time 285 NS + 2
./top_10.v:159 $finish,
xcellsim> exit
user:~/CO2022_Lab1> █
```

6. Please use the waveform & “main.dump” to explain and verify your

calculations are correct



In main.dump, the instruction of loading 0xd1c3f185 and 003358ff has been divided into two steps, for instance, li t0, 0xd1c3f185 has been divided into lui t0, 0xd1c3f in 30's and addi t0, t0, 389 in 34's

The left most numbers indicate pc if the wave form, and as long as you can find the location of the instruction matching in the wave form, you can read the wave form easily.