Jiacheng Zhang Lab 8 Report ECE 2031 L07 14 Mar 2022




Figure 1. Schematic of a Bit Pusher peripheral implementing functionality of writing and storing 1-bit values in an array. The value of the parameter "num_bits" represents the length of the array.

APPENDIX A VHDL IMPLEMENTATION OF EXTENDED MEMORY PERIPHERAL WITH AUTOMATIC ADDRESS INCREMENT FUNCTION

```
-- SCOMP peripheral that can store and read data in an
-- additional RAM.
library ieee;
use ieee.std logic 1164.all;
use ieee.numeric std.all;
use ieee.std_logic_unsigned.all;
use ieee.std logic arith.all;
library altera mf;
use altera mf.altera mf components.all;
entity EXT STORAGE is
  port (
     clk: in std logic;
     resetn : in std logic ;
     io write : in std logic ;
     cs addr : in std logic ;
     cs data : in std logic ;
     data word : inout std logic vector(15 downto 0)
  );
end entity;
architecture internals of {\tt EXT\_STORAGE} is
```

```
type write states is (idle, storing);
   signal wstate: write states;
   -- signal to hold the current address
   signal mem addr : std logic vector(15 downto 0);
   -- temporary storage for incoming data
   signal mem data : std logic vector(15 downto 0);
   -- internal word out signal from memory
   signal word out int : std logic vector(15 downto 0);
   -- memory write signal
   signal mw : std logic;
begin
   -- create the memory using altsyncram
   altsyncram component : altsyncram
   GENERIC MAP (
      numwords a \Rightarrow 65536,
      widthad a \Rightarrow 16,
      width a \Rightarrow 16,
      intended device family => "CYCLONE V",
      clock enable input a => "BYPASS",
      clock enable output a => "BYPASS",
      lpm hint => "ENABLE RUNTIME MOD=NO",
```

lpm type => "altsyncram",

```
outdata aclr a => "NONE",
     outdata reg a => "UNREGISTERED",
     power up uninitialized => "FALSE",
     read during write mode port a => "NEW DATA NO NBE READ",
     width byteena a => 1
  )
  PORT MAP (
     wren a \Rightarrow mw,
     clock0 \Rightarrow clk
     address a => mem addr,
     data a => mem data,
     q a => word out int
  );
  -- Interface the data output with IO DATA, making it hi-Z when
  -- not being used
  data word <= word out int when ((cs data='1') and
(io write='0')) else "ZZZZZZZZZZZZZZZZ;
  process(clk, resetn, cs addr)
  begin
     -- For this implementation, saving the memory address
     -- doesn't require anything special. Just latch it when
     -- SCOMP sends it.
     if resetn = '0' then
```

operation mode => "SINGLE PORT",

```
wstate <= idle;</pre>
   mem addr <= x"0000";
elsif rising edge(clk) then
   -- If SCOMP is writing to the address register...
   if (io write = '1') and (cs addr='1') then
         mem addr <= data word;</pre>
   end if;
   --implement address auto-increment feature
   --(post-increment)
   case wstate is
   when idle =>
      --read from memory
      if (io write = '0') and (cs data='1') then
         mem addr <= mem addr + 1;</pre>
      --write to memory
      elsif (io_write = '1') and (cs_data='1') then
         wstate <= storing;</pre>
      end if;
   when storing =>
      mem addr <= mem addr + 1;</pre>
      wstate <= idle;</pre>
   when others =>
      wstate <= idle;</pre>
   end case;
end if;
```

```
-- The sequence of events needed to store data into memory
-- will be implemented with a state machine.
-- Although there are ways to more simply connect SCOMP's
-- I/O system to an altsyncram module, it would only work
-- with under specific circumstances, and would be limited
-- to just simple writes. Since you will probably want to
-- do more complicated things, this is an example of
-- something that could be extended to do more complicated
-- things.
-- Note that 'mw' is *not* implemented as a Moore output of
-- this state machine, because Moore outputs are
-- susceptible to glitches, and that's a bad thing for
-- memory control signals.
if resetn = '0' then
  wstate <= idle;</pre>
  mw <= '0';
  mem data <= x"0000";
  -- Note that resetting this device does NOT clear the
  -- memory.
  -- Clearing memory would require cycling through each
  -- address and setting them all to 0.
elsif rising edge(clk) then
  case wstate is
  when idle =>
     if (io write = '1') and (cs data='1') then
         -- latch the current data into the temporary
         -- storage register,
```

```
-- because this is the only time it'll be
               -- available
               mem data <= data word;</pre>
               -- can raise mw on the upcoming transition,
               -- because data won't be stored until next clock
               -- cycle.
               mw <= '1';
               -- Change state
               wstate <= storing;</pre>
            end if;
         when storing =>
            -- All that's needed here is to lower mw. The RAM
            -- will be storing data on this clock edge, so mw can
            -- go low at the same time.
            mw <= '0';
            wstate <= idle;</pre>
         when others =>
            wstate <= idle;</pre>
         end case;
      end if;
   end process;
end internals;
```