Jiacheng Zhang Lab 7 Report ECE 2031 L07 04 Mar 2022

```
; sequence.asm
; Jiacheng Zhang
; ECE2031 L07
ORG 0
Loop:
            StoreValue
    LOAD
            Bit0
    AND
            Odd
    JPOS
    JZERO
            Even
Odd:
            StoreValue
    LOAD
    SHIFT
            -1
    ADD
            One
            StoreValue
    STORE
    JUMP
            Loop
Even:
    LOAD
            StoreValue
    ADD
            Nine
    STORE
            StoreValue
    JUMP
            Loop
ORG &H100
; Useful values
StoreValue:
                 0
                 1
One:
             DW
Nine:
                 9
             DW
Bit0:
             DW
                 &B0001
```

Figure 1. Assembly code implementing the functionality of adding nine when the stored value is even or dividing the stored value by two and adding one if it is odd, then storing the result to memory location 0x100.




Figure 2. A simulation waveform demonstrating the assembly code (sequence.asm) that in an infinite loop, if the stored value is even, add 9, and if the value is odd, divide it by 2 and add 1.

```
; IODemo.asm
; Jiacheng Zhang
; ECE2031 L07
; Produces a "bouncing" animation on the LEDs.
; The LED pattern is initialized with the switch state.
   ; Get and store the switch values
         Switches
   IN
   OUT
          LEDs
   STORE Pattern
Left:
    ; Slow down the loop so humans can watch it.
   CALL Delay
    ; Check if the left place is 1 and if so, switch direction
   LOAD
         Pattern
    AND
          Bit9
                       ; bit mask
    JPOS
          SetLeft
    LOAD
         Pattern
    SHIFT
    STORE Pattern
    OUT
    JUMP Left
SetLeft:
                       ; Set the leftmost bit to zero
          Pattern
    STORE Pattern
    OUT
          LEDs
   JUMP Right
Right:
   ; Slow down the loop so humans can watch it.
   CALL Delay
    ; Check if the right place is 1 and if so, switch direction
    LOAD Pattern
    AND
          Bit0
                       ; bit mask
    JPOS
          SetRight
    LOAD Pattern
    SHIFT
    STORE Pattern
    OUT
          LEDS
   JUMP
          Right
SetRight:
                      ; Set the rightmost bit to zero
   LOAD Pattern
    AND
          BitR
    STORE Pattern
    OUT
          LEDs
    JUMP
          Left
; To make things happen on a human timescale, the timer is
; used to delay for half a second.
Delay:
WaitingLoop:
   IN Timer; ADDI -5
   IN
         WaitingLoop
    JNEG
   RETURN
; Variables
Pattern: DW 0
; Useful values
Bit0: DW &B0000000001
          DW &B1000000000
Bit9:
        DW &B0111111111
DW &B1111111110
Bit.L:
BitR:
; IO address constants
Switches: EQU 000
LEDs:
          EQU 001
Timer:
          EQU 002
Hex0:
          EQU 004
Hex1:
          EQU 005
```

Figure 3. Assembly code implementing a "bouncing" animation on the LEDs on the DE10-Standard. When the pattern hits the left or right side of the LEDs and reverses direction, set the bit that hit the side to zero.

```
; MatchGame.asm
 Jiacheng Zhang
; ECE2031 L07
    Load
                TotalScore
                                     ; Initialize TotalScore
    AND
                Zero
    STORE
                 TotalScore
    Load
AND
                 LEDDisplayNum
                                     ; Initialize LEDDisplayNum
                 Zero
    STORE
                 LEDDisplayNum
    Load
AND
                 TimeCounter
                                     ; Initialize TimeCounter
                 Zero
    STORE
                TimeCounter
CheckDown:
                 Switches
    IN
                                     ; When all switches are down, increment the value in AC
    JUMP
                CheckDown
                                     ; If not, continue checking
IncrementAC:
                 LEDDisplayNum
    ADDI
    STORE
                LEDDisplayNum
    ADDI
    JZERO
                ResetAC
                                     ; If hit the bound, reset LEDDisplayNum to 0
    LOAD
                LEDDisplayNum
    OUT
                 LEDs
                                     ; If one of the switches is up,
; freeze LEDDisplayNum and start counting time
    IN
                 Switches
    JPOS
                 CountTime
    JZERO
                 IncrementAC
ResetAC:
                 LEDDisplayNum
    Load
    AND
                 Zero
                LEDDisplayNum
    STORE
    JUMP
                IncrementAC
CountTime:
    IN
                 Switches
    SUB
                 LEDDisplayNum
    JZERO
                 SwitchMatch
                Delay
TimeCounter
    CALL
                                     ; Increment TimeCounter ten times per second
    Load
    ADDI
    STORE
                TimeCounter
    JUMP
                CountTime
SwitchMatch:
                TimeCounter
    LOAD
    ADD
                 Fifty
    STORE
                 NewScore
    LOAD
                 TotalScore
    ADD
                NewScore
    STORE
                 TotalScore
    JNEG
                TotalScore0
DisplayTotalScore:
    LOAD
                TotalScore
    OUT
                                     ; Output on 7-segment display
                Hex0
                TimeCounter
                                     ; If match, reset the TimeCounter
    AND
                 Zero
    STORE
                TimeCounter
                CheckDown
TotalScore0:
    LOAD
                TotalScore
    AND
    STORE
                 TotalScore
                DisplayTotalScore
    JUMP
Delay:
    OUT
          Timer
WaitingLoop:
          Timer
    ADDI
    JNEG
          WaitingLoop
; Variables
LEDDisplayNum: DW 0
                DW 0
TimeCounter:
NewScore:
TotalScore:
; Useful values
                DW &B0000000000
Fifty:
                DW 50
; IO address constants
                EQU 000
EQU 001
Switches:
LEDs:
```

Figure 4. Assembly code implementing a game on the DE10-Standard that matches the state of the LEDs on the switches.

APPENDIX A VHDL IMPLEMENTING A SIMPLE COMPUTER

```
-- SCOMP, the Simple Computer.
-- This VHDL defines a simple 16-bit processor that is easy to
-- understand and modify.
-- Jiacheng Zhang
-- ECE2031 L07
-- 03/04/2022
library altera mf;
library lpm;
library ieee;
use altera mf.altera mf components.all;
use lpm.lpm components.all;
use ieee.std logic 1164.all;
use ieee.std logic unsigned.all;
use ieee.std logic arith.all;
entity SCOMP is
   port (
      clock: in std logic;
      resetn : in std logic;
      IO WRITE : out std logic;
      IO CYCLE : out std logic;
      IO ADDR : out std logic vector(10 downto 0);
      IO DATA : inout std logic vector(15 downto 0);
      dbg FETCH : out std logic;
      dbg AC : out std logic vector(15 downto 0);
      dbg PC : out std logic vector(10 downto 0);
      dbg MA : out std logic vector(10 downto 0);
      dbg MD : out std logic vector(15 downto 0);
      dbg IR : out std logic vector(15 downto 0)
   );
end SCOMP;
architecture a of SCOMP is
   type state type is (
      init, fetch, decode, ex nop,
      ex load, ex store, ex store2, ex iload, ex istore,
      ex istore2, ex loadi,
      ex add, ex addi, ex sub,
      ex jump, ex jneg, ex jpos, ex jzero,
```

```
ex return, ex call,
      ex and, ex or, ex xor, ex shift,
      ex in, ex in2, ex out, ex out2
   );
   type stack type is array (0 to 9) of std logic vector(10 downto
0);
   signal state : state type;
   signal AC : std logic vector(15 downto 0);
   signal AC shifted : std logic vector(15 downto 0);
   signal PC stack : stack type;
   signal IR : std logic vector(15 downto 0);
   signal mem data : std logic vector(15 downto 0);
   signal PC : std logic vector(10 downto 0);
   signal next mem addr : std logic vector(10 downto 0);
   signal operand : std logic vector(10 downto 0);
   signal MW : std logic;
   signal IO WRITE int : std logic;
begin
   -- use altsyncram component for unified program and data memory
   altsyncram component : altsyncram
   GENERIC MAP (
      numwords a \Rightarrow 2048,
      widthad a \Rightarrow 11,
      width a \Rightarrow 16,
      init file => "SimpleDemo.mif",
      intended device family => "CYCLONE V",
      clock enable input a => "BYPASS",
      clock enable output a => "BYPASS",
      lpm hint => "ENABLE RUNTIME MOD=NO",
      lpm type => "altsyncram",
      operation mode => "SINGLE PORT",
      outdata aclr a => "NONE",
      outdata reg a => "UNREGISTERED",
      power up uninitialized => "FALSE",
      read during write mode port a => "NEW DATA NO NBE READ",
      width byteena a => 1
   PORT MAP (
```

```
wren a \Rightarrow MW,
   clock0 => clock,
   address a => next mem addr,
   data a \Rightarrow AC,
   q = mem data
);
-- use lpm function to shift AC
shifter: lpm clshift
generic map (
   lpm width => 16,
   lpm widthdist => 4,
   lpm shifttype => "arithmetic"
port map (
   data => AC
   distance \Rightarrow IR(3 downto 0),
   direction \Rightarrow IR(4),
   result => AC shifted
);
-- Memory address comes from PC during fetch, otherwise from
-- operand
with state select next mem addr <=
   PC when fetch,
   operand when others;
-- This makes the operand available immediately after fetch, and
-- also handles indirect addressing of iload and istore
with state select operand <=
   mem data(10 downto 0) when decode,
   mem data(10 downto 0) when ex iload,
   mem data(10 downto 0) when ex istore2,
   IR(10 downto 0) when others;
-- use lpm function to drive i/o bus
io bus: lpm bustri
generic map (
   lpm width => 16
port map (
```

```
data => AC,
   enabledt => IO WRITE int,
   tridata => IO DATA
);
IO ADDR <= IR(10 downto 0);</pre>
IO WRITE <= IO WRITE int;</pre>
process (clock, resetn)
begin
   if (resetn = '0') then -- Active-low asynchronous reset
     state <= init;</pre>
   elsif (rising edge(clock)) then
      case state is
        when init =>
           MW <= '0';
                               -- clear memory write flag
           PC <= "00000000000"; -- reset PC to the beginning of
                                -- memory, address 0x000
           AC <= x"0000";
                             -- clear AC register
           IO WRITE int <= '0'; -- don't drive IO
           state <= fetch; -- start fetch-decode-execute cycle</pre>
        when fetch =>
           IO WRITE int <= '0'; -- lower IO WRITE after an out
           PC <= PC + 1;
                               -- increment PC to next
                               -- instruction address
           state <= decode;</pre>
        when decode =>
            -- opcode is top 5 bits of instruction
           case mem data(15 downto 11) is
              when "00000" => -- no operation (nop)
                 state <= ex nop;</pre>
              when "00001" => -- load
                 state <= ex load;</pre>
              when "00010" => -- store
                 state <= ex store;</pre>
              when "00011" => -- add
                 state <= ex add;
              when "00100" => -- subtraction
```

```
state <= ex sub;</pre>
      when "00101" => -- jump
         state <= ex jump;</pre>
      when "00110" =>
                          -- jneq
         state <= ex_jneg;</pre>
      when "00111" => -- jpos
         state <= ex jpos;</pre>
      when "01000" => -- jzero
         state <= ex jzero;</pre>
      when "01001" => -- and
         state <= ex and;</pre>
      when "01010" =>
                         -- or
         state <= ex or;
      when "01011" => -- xor
         state <= ex xor;
      when "01100" => -- shift
         state <= ex shift;</pre>
      when "01101" => -- addi
         state <= ex addi;</pre>
      when "01111" => -- istore
         state <= ex istore;</pre>
      when "01110" => -- iload
         state <= ex iload;</pre>
      when "10000" => -- call
         state <= ex call;</pre>
      when "10001" => -- return
         state <= ex return;</pre>
      when "10010" => -- in
         state <= ex in;
      when "10011" => -- out
         state <= ex out;</pre>
         IO_WRITE_int <= '1'; -- raise IO WRITE</pre>
      when "10111" => -- loadi
         state <= ex loadi;</pre>
      when others =>
         state <= ex_nop; -- invalid opcodes default</pre>
                           -- to nop
   end case;
when ex nop =>
   state <= fetch;</pre>
```

```
when ex load =>
   AC <= mem data; -- latch data from mem data
                          -- (memory contents) to AC
   state <= fetch;</pre>
when ex store =>
   MW <= '1'; -- drop MW to end write cycle
   state <= ex store2;</pre>
when ex store2 =>
   \mbox{MW} <= \mbox{'0'}; -- drop \mbox{MW} to end write cycle
   state <= fetch;</pre>
when ex add =>
   AC \le AC + mem data; -- addition
   state <= fetch;</pre>
when ex sub =>
   AC <= AC - mem data; -- subtraction
   state <= fetch;</pre>
when ex jump =>
   PC <= operand; -- overwrite PC with new address
   state <= fetch;</pre>
when ex jneg =>
   if (AC(15) = '1') then
      PC <= operand;</pre>
      -- Change the program counter to the operand
   end if;
   state <= fetch;</pre>
when ex jpos =>
   if (AC(15) = '0' \text{ and } AC /= x"0000") then
      PC <= operand;</pre>
      \operatorname{\mathsf{--}} Change the program counter to the operand
   end if;
   state <= fetch;</pre>
when ex jzero =>
   if (AC = x"0000") then
```

```
PC <= operand;</pre>
   end if;
   state <= fetch;</pre>
when ex and =>
   AC <= AC and mem data; -- logical bitwise AND
   state <= fetch;</pre>
when ex or =>
   AC <= AC or mem data;
   state <= fetch;</pre>
when ex xor =>
   AC <= AC xor mem data;
   state <= fetch;</pre>
when ex shift =>
   AC <= AC shifted;
   state <= fetch;</pre>
when ex addi =>
   -- sign extension
   AC \le AC + (IR(10) \& IR(10) \& IR(10) \&
   IR(10) & IR(10) & IR(10 downto 0));
   state <= fetch;</pre>
when ex call =>
   for i in 0 to 8 loop
       PC stack(i + 1) <= PC stack(i);</pre>
   end loop;
   PC stack(0) <= PC;</pre>
   PC <= operand;</pre>
   state <= fetch;</pre>
when ex return =>
   for i in 0 to 8 loop
       PC stack(i) <= PC stack(i + 1);</pre>
   end loop;
   PC <= PC stack(0);</pre>
   state <= fetch;</pre>
```

```
when ex iload =>
         -- indirect addressing is handled in next_mem_addr
         -- assignment.
         state <= ex load;</pre>
      when ex istore =>
         MW <= '1';
         state <= ex istore2;</pre>
      when ex istore2 =>
         MW <= '0';
         state <= fetch;</pre>
      when ex in =>
          IO CYCLE <= '1';</pre>
         state <= ex in2;</pre>
      when ex in2 \Rightarrow
         IO CYCLE <= '0';</pre>
         AC <= IO DATA;
         state <= fetch;</pre>
      when ex out =>
         IO CYCLE <= '1';</pre>
         state <= ex out2;</pre>
      when ex out2 =>
         IO CYCLE <= '0';
         state <= fetch;</pre>
      when ex loadi =>
         AC \le (IR(10) \& IR(10) \& IR(10) \&
          IR(10) & IR(10) & IR(10 downto 0));
         state <= fetch;</pre>
      when others =>
         -- reached, reset
   end case;
end if;
```

```
end process;

dbg_FETCH <= '1' when state = fetch else '0';
dbg_PC <= PC;
dbg_AC <= AC;
dbg_MA <= next_mem_addr;
dbg_MD <= mem_data;
dbg_IR <= IR;

end a;</pre>
```