

Jiacheng Zhang  
Lab 7 Report  
ECE 2031 L07  
04 Mar 2022

```

; sequence.asm
; Jiacheng Zhang
; ECE2031 L07

ORG 0

Loop:
    LOAD    StoreValue
    AND     Bit0
    JPOS    Odd
    JZERO   Even

Odd:
    LOAD    StoreValue
    SHIFT   -1
    ADD     One
    STORE   StoreValue
    JUMP    Loop

Even:
    LOAD    StoreValue
    ADD     Nine
    STORE   StoreValue
    JUMP    Loop

ORG &H100

; Useful values
StoreValue: DW 0
One:        DW 1
Nine:       DW 9
Bit0:       DW &B0001

```

**Figure 1.** Assembly code implementing the functionality of adding nine when the stored value is even or dividing the stored value by two and adding one if it is odd, then storing the result to memory location 0x100.



```

; IODemo.asm
; Jiacheng Zhang
; ECE2031 L07
; Produces a "bouncing" animation on the LEDs.
; The LED pattern is initialized with the switch state.

ORG 0
; Get and store the switch values
IN    Switches
OUT   LEDs
STORE Pattern
Left:
; Slow down the loop so humans can watch it.
CALL Delay
; Check if the left place is 1 and if so, switch direction
LOAD  Pattern
AND   Bit9          ; bit mask
JPOS  SetLeft
LOAD  Pattern
SHIFT 1
STORE Pattern
OUT   LEDs
JUMP  Left

SetLeft:          ; Set the leftmost bit to zero
LOAD  Pattern
AND   BitL
STORE Pattern
OUT   LEDs
JUMP  Right

Right:
; Slow down the loop so humans can watch it.
CALL Delay
; Check if the right place is 1 and if so, switch direction
LOAD  Pattern
AND   Bit0          ; bit mask
JPOS  SetRight
LOAD  Pattern
SHIFT -1
STORE Pattern
OUT   LEDs
JUMP  Right

SetRight:         ; Set the rightmost bit to zero
LOAD  Pattern
AND   BitR
STORE Pattern
OUT   LEDs
JUMP  Left

; To make things happen on a human timescale, the timer is
; used to delay for half a second.
Delay:
OUT   Timer
WaitingLoop:
IN    Timer
;ADDI -5
ADDI -2
JNEG  WaitingLoop
RETURN

; Variables
Pattern: DW 0

; Useful values
Bit0:    DW &B0000000001
Bit9:    DW &B1000000000
BitL:    DW &B0111111111
BitR:    DW &B1111111110

; IO address constants
Switches: EQU 000
LEDs:     EQU 001
Timer:    EQU 002
Hex0:     EQU 004
Hex1:     EQU 005

```

**Figure 3.** Assembly code implementing a “bouncing” animation on the LEDs on the DE10-Standard. When the pattern hits the left or right side of the LEDs and reverses direction, set the bit that hit the side to zero.

```

; MatchGame.asm
; Jiacheng Zhang
; ECE2031 L07

ORG 0
    Load    TotalScore    ; Initialize TotalScore
    AND     Zero
    STORE   TotalScore
    Load    LEDDisplayNum ; Initialize LEDDisplayNum
    AND     Zero
    STORE   LEDDisplayNum
    Load    TimeCounter   ; Initialize TimeCounter
    AND     Zero
    STORE   TimeCounter

CheckDown:
    IN      Switches
    JZERO   IncrementAC    ; When all switches are down, increment the value in AC
    JUMP    CheckDown      ; If not, continue checking

IncrementAC:
    Load    LEDDisplayNum
    ADDI     1
    STORE   LEDDisplayNum
    ADDI     -1023
    JZERO   ResetAC        ; If hit the bound, reset LEDDisplayNum to 0
    LOAD    LEDDisplayNum
    OUT     LEDs
    IN      Switches        ; If one of the switches is up,
    JPOS    CountTime       ; freeze LEDDisplayNum and start counting time
    JZERO   IncrementAC

ResetAC:
    Load    LEDDisplayNum
    AND     Zero
    STORE   LEDDisplayNum
    JUMP    IncrementAC

CountTime:
    IN      Switches
    SUB     LEDDisplayNum
    JZERO   SwitchMatch
    CALL    Delay           ; Increment TimeCounter ten times per second
    Load    TimeCounter
    ADDI     -1
    STORE   TimeCounter
    JUMP    CountTime

SwitchMatch:
    Load    TimeCounter
    ADD     Fifty
    STORE   NewScore
    Load    TotalScore
    ADD     NewScore
    STORE   TotalScore
    JNEG    TotalScore0

DisplayTotalScore:
    Load    TotalScore
    OUT     Hex0            ; Output on 7-segment display
    Load    TimeCounter    ; If match, reset the TimeCounter
    AND     Zero
    STORE   TimeCounter
    JUMP    CheckDown

TotalScore0:
    Load    TotalScore
    AND     Zero
    STORE   TotalScore
    JUMP    DisplayTotalScore

Delay:
    OUT     Timer

WaitingLoop:
    IN      Timer
    ADDI     -1
    JNEG    WaitingLoop
    RETURN

; Variables
LEDDisplayNum: DW 0
TimeCounter:   DW 0
NewScore:      DW 0
TotalScore:    DW 0

; Useful values
Zero: DW &B000000000000
Fifty: DW 50

; IO address constants
Switches: EQU 000
LEDs:     EQU 001
Timer:    EQU 002
Hex0:     EQU 004

```

**Figure 4.** Assembly code implementing a game on the DE10-Standard that matches the state of the LEDs on the switches.

## APPENDIX A

### VHDL IMPLEMENTING A SIMPLE COMPUTER

```
-- SCOMP, the Simple Computer.  
-- This VHDL defines a simple 16-bit processor that is easy to  
-- understand and modify.  
-- Jiacheng Zhang  
-- ECE2031 L07  
-- 03/04/2022
```

```
library altera_mf;  
library lpm;  
library ieee;
```

```
use altera_mf.altera_mf_components.all;  
use lpm.lpm_components.all;  
use ieee.std_logic_1164.all;  
use ieee.std_logic_unsigned.all;  
use ieee.std_logic_arith.all;
```

```
entity SCOMP is
```

```
    port(  
        clock : in std_logic;  
        resetn : in std_logic;  
        IO_WRITE : out std_logic;  
        IO_CYCLE : out std_logic;  
        IO_ADDR : out std_logic_vector(10 downto 0);  
        IO_DATA : inout std_logic_vector(15 downto 0);  
        dbg_FETCH : out std_logic;  
        dbg_AC : out std_logic_vector(15 downto 0);  
        dbg_PC : out std_logic_vector(10 downto 0);  
        dbg_MA : out std_logic_vector(10 downto 0);  
        dbg_MD : out std_logic_vector(15 downto 0);  
        dbg_IR : out std_logic_vector(15 downto 0)  
    );
```

```
end SCOMP;
```

```
architecture a of SCOMP is
```

```
    type state_type is (  
        init, fetch, decode, ex_nop,  
        ex_load, ex_store, ex_store2, ex_ildload, ex_istore,  
        ex_istore2, ex_loadi,  
        ex_add, ex_addi, ex_sub,  
        ex_jump, ex_jneg, ex_jpos, ex_jzero,
```

```

        ex_return, ex_call,
        ex_and, ex_or, ex_xor, ex_shift,
        ex_in, ex_in2, ex_out, ex_out2
    );

    type stack_type is array (0 to 9) of std_logic_vector(10 downto
0);

    signal state : state_type;
    signal AC : std_logic_vector(15 downto 0);
    signal AC_shifted : std_logic_vector(15 downto 0);
    signal PC_stack : stack_type;
    signal IR : std_logic_vector(15 downto 0);
    signal mem_data : std_logic_vector(15 downto 0);
    signal PC : std_logic_vector(10 downto 0);
    signal next_mem_addr : std_logic_vector(10 downto 0);
    signal operand : std_logic_vector(10 downto 0);
    signal MW : std_logic;
    signal IO_WRITE_int : std_logic;

begin
    -- use altsyncram component for unified program and data memory
    altsyncram_component : altsyncram
    GENERIC MAP (
        numwords_a => 2048,
        widthad_a => 11,
        width_a => 16,
        init_file => "SimpleDemo.mif",
        intended_device_family => "CYCLONE V",
        clock_enable_input_a => "BYPASS",
        clock_enable_output_a => "BYPASS",
        lpm_hint => "ENABLE_RUNTIME_MOD=NO",
        lpm_type => "altsyncram",
        operation_mode => "SINGLE_PORT",
        outdata_aclr_a => "NONE",
        outdata_reg_a => "UNREGISTERED",
        power_up_uninitialized => "FALSE",
        read_during_write_mode_port_a => "NEW_DATA_NO_NBE_READ",
        width_byteena_a => 1
    )
    PORT MAP (

```



```

    wren_a => MW,
    clock0 => clock,
    address_a => next_mem_addr,
    data_a => AC,
    q_a => mem_data
);

-- use lpm function to shift AC
shifter: lpm_clshift
generic map (
    lpm_width => 16,
    lpm_widthdist => 4,
    lpm_shifttype => "arithmetic"
)
port map (
    data => AC,
    distance => IR(3 downto 0),
    direction => IR(4),
    result => AC_shifted
);

-- Memory address comes from PC during fetch, otherwise from
-- operand
with state select next_mem_addr <=
    PC when fetch,
    operand when others;

-- This makes the operand available immediately after fetch, and
-- also handles indirect addressing of iload and istore
with state select operand <=
    mem_data(10 downto 0) when decode,
    mem_data(10 downto 0) when ex_iloader,
    mem_data(10 downto 0) when ex_istore2,
    IR(10 downto 0) when others;

-- use lpm function to drive i/o bus
io_bus: lpm_bustri
generic map (
    lpm_width => 16
)
port map (

```



```

        state <= ex_sub;
when "00101" =>      -- jump
    state <= ex_jump;
when "00110" =>      -- jneg
    state <= ex_jneg;
when "00111" =>      -- jpos
    state <= ex_jpos;
when "01000" =>      -- jzero
    state <= ex_jzero;
when "01001" =>      -- and
    state <= ex_and;
when "01010" =>      -- or
    state <= ex_or;
when "01011" =>      -- xor
    state <= ex_xor;
when "01100" =>      -- shift
    state <= ex_shift;
when "01101" =>      -- addi
    state <= ex_addi;
when "01111" =>      -- istore
    state <= ex_istore;
when "01110" =>      -- iload
    state <= ex_ildoad;
when "10000" =>      -- call
    state <= ex_call;
when "10001" =>      -- return
    state <= ex_return;
when "10010" =>      -- in
    state <= ex_in;
when "10011" =>      -- out
    state <= ex_out;
    IO_WRITE_int <= '1'; -- raise IO_WRITE
when "10111" =>      -- loadi
    state <= ex_loadi;
when others =>
    state <= ex_nop; -- invalid opcodes default
                    -- to nop
end case;

when ex_nop =>
    state <= fetch;

```

```

when ex_load =>
    AC <= mem_data;          -- latch data from mem_data
                             -- (memory contents) to AC

    state <= fetch;

when ex_store =>
    MW <= '1';              -- drop MW to end write cycle
    state <= ex_store2;

when ex_store2 =>
    MW <= '0';              -- drop MW to end write cycle
    state <= fetch;

when ex_add =>
    AC <= AC + mem_data;    -- addition
    state <= fetch;

when ex_sub =>
    AC <= AC - mem_data;    -- subtraction
    state <= fetch;

when ex_jump =>
    PC <= operand;          -- overwrite PC with new address
    state <= fetch;

when ex_jneg =>
    if (AC(15) = '1') then
        PC <= operand;
        -- Change the program counter to the operand
    end if;
    state <= fetch;

when ex_jpos =>
    if (AC(15) = '0' and AC /= x"0000") then
        PC <= operand;
        -- Change the program counter to the operand
    end if;
    state <= fetch;

when ex_jzero =>
    if (AC = x"0000") then

```

```

        PC <= operand;
    end if;
    state <= fetch;

when ex_and =>
    AC <= AC and mem_data;    -- logical bitwise AND
    state <= fetch;

when ex_or =>
    AC <= AC or mem_data;
    state <= fetch;

when ex_xor =>
    AC <= AC xor mem_data;
    state <= fetch;

when ex_shift =>
    AC <= AC_shifted;
    state <= fetch;

when ex_addi =>
    -- sign extension
    AC <= AC + (IR(10) & IR(10) & IR(10) &
        IR(10) & IR(10) & IR(10 downto 0));
    state <= fetch;

when ex_call =>
    for i in 0 to 8 loop
        PC_stack(i + 1) <= PC_stack(i);
    end loop;
    PC_stack(0) <= PC;
    PC <= operand;
    state <= fetch;

when ex_return =>
    for i in 0 to 8 loop
        PC_stack(i) <= PC_stack(i + 1);
    end loop;
    PC <= PC_stack(0);
    state <= fetch;

```

[illegible]

```
end process;

dbg_FETCH <= '1' when state = fetch else '0';
dbg_PC   <= PC;
dbg_AC   <= AC;
dbg_MA   <= next_mem_addr;
dbg_MD   <= mem_data;
dbg_IR   <= IR;

end a;
```