# Introduction to Hardware Description Language (Verilog)

Kamyar Mirzazad kammirzazad@ee.sharif.edu

Fall 2014

## Digital vs. Analog Design

#### Digital Design Advantages:

- More noise reliability
- Provides a perfect vehicle for digital signal processing
- Allows modular chip design
- Allows coding to achieve higher performance
- Allows encryption for higher security
- Can be verified on programmable devices before tape-out
- Enjoys the benefit of advanced sophisticated CAD tools

## Digital Systems Components

- Printed Circuit Board (PCB)
- Software Oriented
  - Microprocessor (general purpose)
  - Microcontroller
  - Digital Signal Processor (DSP)

Computer Structure / Microprocessor

**DSP Lab** 

- Programmable Logic Devices
  - Simple Programmable Logic Device (SPLD)
  - Complex Programmable Logic Device (CPLD)



- Field Programmable Gate Arrays (FPGAs)
- Application Specific Integrated Circuits (ASICs)

ASIC/FPGA Chip Design

## HDL Coding

- \* HDL allows us to describe the functionality of a logic circuit in a language that is
  - Easy to understand
  - Easy to share
  - Hides complicated implementation details
- Designer more concerned about the design functionality than the detailed design

#### Synthesis

#### Synthesis tool:

- Analyzes a piece of Verilog code and converts it into optimized logic gates
- This conversion is done according to the "language semantics"

#### Input:

- HDL Code
- "Technology library" file -> Standard cells (known by transistor size)
  - Basic gates (AND, OR, NOR, ...)
  - Macro cells (Adders, Muxes, Memory, Filp-Flops,...)
- Constraint file (Timing, area, power, loading requirement, optimization Algorithms)

#### Output:

- A gate-level "Netlist" of the design
- Timing files (.sdf)

## Introduction: Why HDL?

- Schematic entry not feasible for large designs:
  - Time consuming to draw the schematic for millions of gates
  - Subject to mistakes
  - Difficult design entry and sharing
  - Different design entry tools to learn
  - Lack of Vendor independency: Tools not compatible (hard to convert the design from one to another)
  - Not easy to modify

#### Solution:

- Describe the design in text -> Hardware Description Language
- Just describe the design "behavior" not the detailed gate-level logic
- O Gate-level logic is generated automatically by a "synthesis" tool

## Advantages of HDL Coding

- Designer describes what the hardware should do without actually describing the hardware itself
- \*HDL Coding allows designers to separate behavior from implementation (abstraction)
- Designers develop an executable functional specification that documents the exact behavior of all the components and their interfaces
- Designers can make decisions about cost, performance, power, and area earlier in the design process

## HDL is NOT a Software Programming Language

- Software Programming Language
  - Language which can be translated with compiler into machine instructions (assembly) and then executed on a computer
- Hardware Description Language
  - A specialized computer language used to describe the structure, design and operation of digital logic circuit, translated with synthesizer into executable specifications of H/W
  - Includes an explicit notion of time

## Hardware Description Language

#### Verilog

- Introduction
- Language Fundamentals
- Modeling Combinational & Sequential Logic Circuits
- Modeling Finite State Machines
- Verilog Operations

## **HDL** Coding

A hardware Description Language is a high-level programming language that offers special constructs, used to model microelectronic circuits

#### Two standard HDLs:

- VHDL (Very high-speed integrated circuit HDL)
- Verilog

#### Verilog:

- Developed by Philip Moorby in 1985 as a proprietary language
- Open to public by Cadence Design Systems in 1990
- IEEE Standard in 1995 and revised in 2001

## Abstraction Levels in Verilog

- Three are types of Verilog Coding:
  - Behavioral: (Most Descriptive)
    - Describes a system by the flow of data between its functions Blocks
    - Defines signal values when they change
  - RTL (Register Transfer Level): (Somehow descriptive)
    - Describe how data transfers between registers and input/outputs
    - Describes a system by the flow of data and control signals between and within its functional blocks
  - Structural: (Least Descriptive)
    - Shows detailed design components, nets, and interconnects
    - Uses technology-specific, low-level components
    - Used to pass netlist information between design tools

## **Behavioral Coding**

- The behavioral level describes the behavior of a design without implying any specific internal architecture:
  - You use high level constructs, such as @, case, if, repeat, wait, while
  - You can use any behavioral constructs of the HDL in your testbench
  - Synthesis tools accept only a limited subset of these behavioral

constructs

This behavioral model defines the behavior of the design as seen at its port

```
module initial_fork_join();
  reg clk, reset, enable, data;
   initial begin
    $monitor("%g clk=%b reset=%b enable=%b data=%b",
      $time, clk, reset, enable, data);
    fork
           c1k = 0;
      #10 reset = 0;
10
           enable = 0;
11
           data = 0:
12
    join
       $display ("%g Terminating simulation", $time);
    $finish;
   end
15
   endmodule
```

#### RTL Coding

- \* The RTL (functional) level describes the design architecture in sufficient detail that a synthesis tool can construct the circuit
- \* RTL coding is the closest one to the actual hardware implementation
- RTL code includes a subset of all Verilog syntax
  - Not all Verilog syntax are synthesizable

```
module decoder_using_case (
   binary in
                , // 4 bit binary input
   decoder out , // 16-bit out
   enable
                  // Enable for the decoder
   );
   input [3:0] binary_in ;
   input enable;
   output [15:0] decoder out ;
   reg [15:0] decoder_out;
   always @ (enable or binary_in)
19
   begin
     decoder out = 0;
     if (enable) begin
22
       case (binary in)
23
         4'h0: decoder out = 16'h0001;
24
         4'h1:decoder out = 16'h0002;
25
         4'h2:decoder out = 16'h0004;
         4'h3: decoder out = 16'h0008;
26
         4'h4: decoder out = 16'h0010;
28
         4'h5: decoder out = 16'h0020;
         4'h6:decoder_out = 16'h0040;
         4'h7: decoder_out = 16'h0080;
30
31
         4'h8: decoder out = 16'h0100;
32
         4'h9:decoder out = 16'h0200;
33
         4'hA: decoder out = 16'h0400;
34
         4'hB: decoder out = 16'h0800;
35
         4'hC: decoder out = 16'h1000;
36
         4'hD: decoder out = 16'h2000;
37
         4'hE: decoder_out = 16'h4000;
         4'hF: decoder out = 16'h8000;
38
39
       endcase
40
     end
41
   end
   endmodule
```

## Structural Coding

- Synthesis tools produce a purely structural design description.
- The structural level is also appropriate for small library components:
  - You can use built-in Verilog primitives, such as the and gate
  - You can describe your own User Defined Primitives (UDPs)
- This structural model instantiates predefined library components
  module some\_logic\_component (c, a, b);


```
// declare port signals
output c;
input a, b;
    // declare internal wire
wire d;
    //instantiate structural logic gates
and a1(d, a, b); //d is output, a and b are inputs
not n1(c, d);    //c is output, d is input
endmodule
```

## Verilog Fundamentals

- Module
- Signals
  - Signal Type
  - Signal Range
  - Signal Name
- Parameters
- Memories
- Operators
- Statements
  - Concurrent Statements
  - Procedural Statements


## Verilog Fundamentals: Module

- Any circuit or subcircuit is declared as
- a "module" in Verilog.
- Each module may have:
  - Ports (Three possibilities)
    - Input
    - Output
    - Inout
  - Signals (main or intermediate)
  - Body-code( statements for module description)



```
module DUT (A,B,C);
input A;
output B;
inout C;
Signals
Body-Code
endmodule
```

## Verilog Fundamentals: Signals



#### Verilog Fundamentals: Signal Type

#### Net

- o wire:
  - For interconnecting logic elements (LEs)
  - To connect an output of a logic element to the input of another LE
- o Tri:
  - Circuit nodes that are connected in a tri-state fashion

#### Variable

- o reg (unsigned in general)
  - Corresponds to a circuit node (not necessarily a register!)
  - Allow a circuit to be described in terms of its behavior
  - Retains its value until it is overwritten by a subsequent assignment
- integer (signed in general)
  - Used for loop counters


#### Verilog Fundamentals: Signal Type

- The "wire" declarations are not necessary as Verilog assumes that signals are nets by default.
- The "reg" declaration is required.
- Don't forget to use semicolon after module definition

```
module DUT (s, out);
  Ports
                  output [2:0] Out;
                  wire [2:0] Out;
                   reg [2:0] Count;
 Signals
                   integer k; // Loop Counter
                    Count =0;
                    for(k=0; k<4; k=k+1)
                      if( s[k] )
Code Body
                        Count = Count +1;
                    assign Out = Count;
               endmodule
```

#### Reg Type

- The keyword "reg" does NOT necessarily denote a storage element or register.
- "reg" only models the behavior of a circuit.
- May or may not be synthesized as a register.



#### Verilog Fundamentals: Signal Range

Signals in Verilog can be:

```
Scalar : representing a node reg C;
wire B;
Vector : representing a bus reg [10:0] Data;
reg [ 0:6] S;
wire [ 7:4] B;
```

Each element of a bus can be accessed

```
assign a = Data[8];
```

#### Verilog Fundamentals: Signal Name

- Signal name may consist of:
  - Any letter
  - Any digit
  - Underscore (\_) and \$ sign
- DON'Ts:
  - Should not start with a digit
  - Should not be a Verilog keyword

Legal

A m

B1 signal

My\$

Illegal

1xb

wire

R&z

#### Verilog Fundamentals: Signal Value

- Scalar: each scalar signal can have four possible values:
  - o o: Logic Value "o"
  - o 1 : Logic Value "1"
  - Z(z): Tri-State (high impedance) (such as open-circuit)
  - X(x): Unknown value (such as conflict)
- Vector: <# of bits> <base> < number>
  - <# of bits> : number of bits for representation
  - o <base>: "d" Decimal / "b" Binary / "h" Hexadecimal / "o" Octal
  - <number>: signal value in base

#### Verilog Fundamentals: Signal Value

#### Example

- $\circ$  A = 8'ha9  $\rightarrow$  A = 1010 1001
- $\circ$  B = 4'd3 → B = 0011
- $\circ$  C = 4'b100  $\rightarrow$  C = 0100
- D = 'b10x  $\rightarrow$  D = (32-bit) 10X
- $\circ$  E = -16'd47  $\rightarrow$  E = 1111 1111 1101 0001

#### Verilog Fundamentals: Parameters

- A parameter is used as a "constant" to facilitate coding
  - Example:

```
module DUT ( s , Out );

parameter n = 3;
parameter So = 4'b1010;
input [n-1:0] s;
output [ n:0] Out;
wire [n:0] Out;
assign Out = So;
endmodule
```

#### Verilog Fundamentals: Memories

#### Memory:

- A two dimensional array of bits
- Declared in Verilog as a two-dimensional variable (reg)
- Example: A 4-byte memory

	0	1	2	3	4	5	6	7
R[0]	R[0][0]							
R[1]						R[1][5]		
R[2]				R[2][3]				
R[3]								R[3][7]

## Verilog Fundamentals: Memories

- \*A three-dimensional array may also be declared.
  - Example: reg [7:0] M [3:0][1:0];
- ❖ If an 8-bit A is declared then the legal assignment is:
  - o reg [7:0] A  $\rightarrow$  A = M[3][0];

#### **Bitwise**

Operation	Result
1010 & 1100	1000
1010 1100	1110
~ 1010	0101
1101 ^ 0100	1001

#### Logical

Operation	Result
1010 && 1100	1
2'b11    2'b00	1
! 0010	О
2'b1X <mark>&amp;&amp;</mark> 2'b11	X If any operand
	in V/7

is X/Z, result is Z

#### Reduction

Operation	Result		
<mark>&amp;</mark> 1100	0		
111	1		
^ 0100	1		

#### Relational

Operation	Result
2'b10 == 2'b10	1
2'b10 == 2'b11	0
2'b10 === 2'b1x	0
2'b10 <= 2'b11	1

== Used only with o and 1 === Used with x and z

#### Logical Shift

A = 6'b001100

Operation	Result
A >> 1	000110
A << 2	110000
A >> 3	000001

#### Concatenation

A = 2'b11B = 3'b010


Operation	Result
{A,B}	5'b11010
{3{A}}	6'b11111
{B,B}	6'b010010
{{3{A}}},{2{B}}}	12'b111111010010

Conditional: (?,:)

```
D = S ? B : C;

B if S = 1;
```

C if S =0;



```
( { S1 , S2 } == 2'b01 ) ? E :

( { S1 , S2 } == 2'b10 ) ? C : B ;

default

D = ( { S1 , S1 } == 2'b00 ) ? F:


( { S1 , S2 } == 2'b01 ) ? E :

( { S1 , S2 } == 2'b10 ) ? C :

( { S1 , S2 } == 2'b11 )? B:B ;

default
```

 $D = (\{S1, S1\} == 2'b00)? F:$ 



Type Of Operators	Symbols						
Concatenate & Replicate	{}	<b>{{}</b> }					
Unary	!	~	&	٨	^~		
Arithmetic	*	1	%				
	+	-					
Logical Shift	<<	>>					
Relational	<	<=	>	>=			
Equality	==	!=	===	!==			
Binary bit-wise	&	^	^~				
Binary logical	&&						
Conditional	?:						

#### Verilog Fundamentals: Module-Revisited

- Any circuit or subcircuit is declared as a "module" in Verilog
- There are three types of ports:
  - o input → type "wire"
  - o output → type "wire" or "reg"
  - o inout → type "wire"

```
module DUT (A, B, C)
 input A;
  output [3:0] B;
 inout C;
  wire A;
                // Optional
  wire C:
  reg [3:0] B; // Mandatory
  // reg declaration can be combined
with port declaration
          Signals
        Body-code
```

endmodule

#### Verilog Fundamentals: Module Ports\*

Inside view of the module

o inout : wire

o input port: wire


output port: wire or reg

Outside view of the module

o inout : wire

input port: wire or reg

output port : wire




#### Verilog Fundamentals: Module-Revisited

In Verilog-2001 the port list can directly follow the module

declaration

Body-code consist of some "statements"



Statements describe the circuit/module functionality

#### Verilog Fundamentals: Statements

- Programming languages:
  - High-Level Language (HLL): C, Pascal, Matlab
  - Hardware Description Language (HDL): Verilog, HDL
- In HLL programming all statements are sequential (procedural)
  - Statements evaluated in the order and one-bye-one
- Verilog Statements
  - Procedural: evaluated sequentially (Order IS important)
  - Concurrent: evaluated in parallel (Order is NOT important)

```
always@ (x, y)

begin

s = x^y;

c = x^y;

end


\Rightarrow assign s = x^y;

\Rightarrow assign c = x^y;

\Rightarrow assign out = x | y;
```

#### Verilog Fundamentals: Concurrent Statements

- Evaluated in parallel
- Each statement describes part of the circuit, thus concurrent
- Most popular:
  - Continuous statements: realized as connection or wire in the design
  - o Format:



```
wire [1:3] A, B, C;

assign C[1] = A[1] & B[1];

assign C[2] = A[2] & B[2];

assign C[3] = A[3] & B[3];
```

assign used only for nets ( to be synthesizable )

#### **Concurrent Statements**


Example: Full Adder, same circuit, two descriptions:

```
module Adder ( Cin, x, y, S, Cout );
input x, y, Cin;
output S, Cout;
wire S, Cout;

assign S = x ^ y ^ Cin;

assign Cout = (x&y) | (x&Cin) | (y&Cin)
module Adder ( Cin, x, y, S, Cout );
input x, y, Cin;
output S, Cout;
wire S, Cout;
assign { Cout, S} = x + y + Cin;
```

#### endmodule



#### endmodule

X	У	Cin	Cout	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	0	1

Introduction to HDL

#### Concurrent Statements

- In Verilog "+" declares unsigned addition
- Signed addition has to be explicitly specified using the sign extension
- **Example:** Signed vs. unsigned addition

```
module Adder_sign ( X, Y, S_unsigned, S_signed );
   input [3:0] X, Y;
   output [4:0] S_unsigned, S_signed;
   assign S_unsigned = X + Y;
   assign S_{signed} = \{\{X[3]\}, X\} + \{\{Y[3]\}+Y\} // Sign Extension
```

#### endmodule

```
X = 0100  (unsigned 4) or (signed +4)
Y = 1100 (unsigned 12) or (signed -4)
```




```
module Adder sign (X, Y, S unsigned, S signed);
   parameter n = 4;
   input [n-1:0] X, Y;
   output [n:0] S_unsigned, S_signed;
   assign S unsigned = X + Y;
   assign S_{signed} = \{\{X[n-1]\}, X\} + \{\{Y[n-1], Y\}\}
endmodule
```

```
S unsigned = 10000 (unsigned 16)
          = 00000 (signed 0)
S signed
```

#### **Procedural Statements**

- Evaluated in the order in which they appear in the code (sequential)
- Should be inside an "always" block
- An "always" block contains one or more procedural statements



#### Procedural Statements: Half Adder

Anything on the RHS should be on the sensitivity list


- o always @(\*) → Automatically considers all signals on the RHS in sensitivity list
- Any signal assigned inside an always block has to be a variable of reg or integer type


```
module Adder (x, y, S, C);
  input x,y;
                                                                module Adder (x, y, S, C,)
  output S,C;
                                                                   input x, y;
          S,C; // Variable inside always
  reg
                                                                   output S, C;
block should be of reg type
                                                                   wire S, C;
  always@ (x,y)
                                                                   assign S = x ^ y;
    begin
                                                                   assign C = x \& y;
      S = x ^ y;
                                                                endmodule
      C = x \& y;
    end
endmodule
```

## Always block


The always construct requires begin-end only if there are multiple


statements in the block





A given variable should never be assigned a value in more than one always block because always blocks are concurrent with respect to one another







# Procedural Assignments

- Used inside an always block and are of two types:
  - Blocking: denoted by "=" token
    - Evaluation within the always block is "blocked" until this assignments is completed
  - Non-blocking: denoted by "<=" token</li>
    - Nothing is hold or blocked (parallel evaluation)


#### Blocking

- Evaluated and assigned in a single step
- Sequential nature
- Assignment ordering IS important
- S=5 "blocks" y=x to be executed
  - y=x has to wait for x=5 to be executed first







What happens if we change order of two blocking assignments in previous slide?



#### Non-Blocking

- Evaluated and assigned in two steps
  - 1. All RHSs are evaluated in parallel
  - 2. Assignments to LHS are performed together
- They all are executed all at once
- Assignment ordering is NOT important
- y <= x and x <= 5 executed in parallel</li>








Example: Swap bytes in words

B[15:8] B[7:0]

# Blocking always @(\*) begin B[15:8] = B[ 7:0]; B[ 7: 0] = B[15:8]; end Incorrect







# Description of some common logic circuits in Verilog

- \* Decoder
- \* Encoder
- \* Multiplexer
- \* Demultiplexer
- Parity Generator
- \* Arithmetic & Logic Unit ( ALU )

#### Decoder

```
module decoder_structural(input wire en , input wire [2:0] in , output wire [7:0] out );
   and bit0(out[0],!in[2],!in[1],!in[0], en); // 000
  and bit1(out[1],!in[2],!in[1], in[0], en); // 001
  and bit2(out[2],!in[2], in[1],!in[0], en); // 010
  and bit3(out[3],!in[2], in[1], in[0], en); // 011
  and bit4(out[4], in[2],!in[1],!in[0], en ); // 100
  and bit5(out[5], in[2],!in[1], in[0], en); // 101
  and bit6(out[6], in[2], in[1],!in[0], en); // 110
  and bit7(out[7], in[2], in[1], in[0], en); // 111
endmodule
module decoder_rtl( input wire en , input wire [2:0] in , output wire [7:0] out );
  reg [7:0] val;
  always@(*)
      case (in)
        3'b000: val = 8'b00000001;
        3'b001: val = 8'b00000010;
        3'b010: val = 8'b00000100;
        3'b011: val = 8'b00001000;
        3'b100: val = 8'b00010000;
        3'b101: val = 8'b00100000;
        3'b110: val = 8'b01000000;
        3'b111: val = 8'b10000000;
      endcase
  assign out = (en)? val : 8'b0 ;
endmodule
```

#### Encoder

```
module encoder_structural(input wire [7:0] in , output wire valid , output wire [2:0] out );
   and bit2( out[2] , in[1] , in[3] , in[5] , in[7] );
   and bit1 ( out [1] , in [2] , in [3] , in [6] , in [7] );
   and bit0(out[0], in[4], in[5], in[6], in[7]);
   assign valid = |out;
endmodule
module encoder_rtl( input wire [7:0] in , output wire valid , output wire [2:0] out );
   reg [2:0] val;
   always@(*)
      case (in)
         8'b000000001 : val = 3'b000;
         8'b00000010 : val = 3'b001;
         8'b00000100 : val = 3'b010;
         8'b00001000 : val = 3'b011;
         8'b00010000 : val = 3'b100;
         8'b00100000 : val = 3'b101;
         8'b010000000 : val = 3'b110;
         8'b100000000 : val = 3'b111;
      endcase
   assign out = val;
   assign valid = |out;
endmodule
```

# Multiplexer

```
module multiplexer structural (input wire [2:0] sel , input wire [7:0] in , output wire out );
   wire [7:0] mins;
   and min0( mins[0] , !sel[2] , !sel[1] , !sel[0] , in[0] ); // 000
   and min1 ( mins[1] , !sel[2] , !sel[1] , sel[0] , in[1] ); // 001
   and min2( mins[2] , !sel[2] , sel[1] , !sel[0] , in[2] ); // 010
   and min3( mins[3] , !sel[2] , sel[1] , sel[0] , in[3] ); // 011
  and min4( mins[4] , sel[2] , !sel[1] , !sel[0] , in[4] ); // 100
  and min5( mins[5] , sel[2] , !sel[1] , sel[0] , in[5] ); // 101
  and min6 ( mins [6] , sel [2] , sel [1] , !sel [0] , in [6] ); // 110
  and min7( mins[7] , sel[2] , sel[1] , sel[0] , in[7] ); // 111
   assign out = |mins;
endmodule
module multiplexer_rtl( input wire [2:0] sel , input wire [7:0] in , output wire out );
   reg val;
   always@(*)
      case (sel)
        3'b000: val = in[0];
        3'b001: val = in[1];
         3'b010: val = in[2];
        3'b011: val = in[3];
        3'b100: val = in[4];
         3'b101: val = in[5];
         3'b110: val = in[6];
         3'b111: val = in[7];
      endcase
   assign out = val;
```

# Demultiplexer

```
module demultiplexer structural (input wire in , input wire sel , output wire [1:0] out );
   and bit0 ( out [0] , !sel , in ); // 0
   and bit1 ( out [1] , sel , in ); // 1
endmodule
module demultiplexer_rtl(input wire in , input wire sel , output wire [1:0] out );
   reg [1:0] val;
   always@(*)
      begin
         if ( sel == 1'b0 )
            val[0] = in;
         else
            val[0] = 0;
         if ( sel == 1'b1 )
            val[1] = in;
         else
            val[1] = 0;
      end
   assign out = val;
endmodule
```


### Parity Generator

# Arithmetic and Logic Unit

```
module alu structural (input wire sel , input wire [1:0] a , input wire [1:0] b , output wire [1:0] c );
   wire [1:0] a or b, a or b and sel;
   wire [1:0] a and b, a and b and sel;
   or or0 (a or b[0], a[0], b[0]);
   or or1 (a_or_b[1], a[1], b[1]);
   and and0(a_and_b[0], a[0], b[0]);
   and and1(a_and_b[1],a[1],b[1]);
   and and2(a_or_b_and_sel[0],a_or_b[0],sel);
   and and3(a_or_b_and_sel[1], a_or_b[1], sel);
   and and4(a_and_b_and_sel[0],a_and_b[0],!sel);
   and and5(a and b and sel[1], a and b[1],!sel);
   or or2 (c[0],a_or_b_and_sel[0],a_and_b_and_sel[0]);
   or or3 (c[1], a or b and sel[1], a and b and sel[1]);
endmodule
module alu rtl(input wire sel , input wire [1:0] a , input wire [1:0] b , output wire [1:0] c );
   req [1:0] val;
   always@(*)
      if (sel)
         val = a \mid b;
      else
         val = a & b;
   assign c = val;
```

#### Overall Code Parallelism

- Statements inside an always block are evaluated sequentially
- However, all always blocks are evaluated concurrently
- All continuous assignments are evaluated concurrently too



# Verilog Assignments

- ProceduralInside an always block
  - Blocking ( = )
  - O Non-Blocking ( <= )</p>
    - Left side of procedural assignment should be variable of reg or integer type
- Continuous
  - Using assign statement (assign)
  - Left side of continuous assignment should be variable of net type


# Logic Circuits Category

- Combinational Logic: (realized by assign and always)
  - Output depends on inputs
  - Inputs propagates to the output through some gates with delay
  - o for example: adder, mux, multiplier, all logic gates
- Sequential Logic: (realized only by always)
  - Output depends on inputs and history circuit
  - Circuit history is kept using flip-flops, registers or latches
  - for example: Finite State Machines (FSM), shift registers, Flip Flops
  - is divided into two groups:
    - **Synchronous**: all registers controlled by a global clock
    - **2. Asynchronous**: based on the handshaking process

# Logic Circuits Category

A general system consists of both combinational and sequential

circuits



- Critical path of the Comb. Logic determines the max operating frequency
- Combinational logic can be realized using assign and always constructs
- Sequential logic can only be realized using always blocks

# Combinational Logic

- When using always block for Com. Logic, "blocking" assignments are used
- When using an always block, time instant changes when one of the sensitivity list variables changes
- Example:
  Half Adder

```
module Adder (x, y, S, C);
input x, y;
output reg S, C;
always@ (x,y)
begin
S = x ^ y;
C = x & y;
end
endmodule
```



```
module Adder (x, y, S, C);
input x, y;
output wire S, C;
assign S = x ^ y;
assign C = x & y;
endmodule
```

#### Blocking Assignment for Combinational Logic

- Use only blocking assignments for combinational logic.
- In multiple concurrent non-blocking assignments to a variable, the last one executes
- Example: Accumulator (Initial value of Count is zero)

```
always @(*)

begin

for( k=0; k<4; k=k+1 )

Count = Count + k;

end
```



```
Count = Count + 0;

Count = 0 + 1;

Count = 0 + 1 + 2;

Count = 0 + 1 + 2 + 3;

Result : Count = 6

Correct
```

```
always @(*)

begin

for( k=0; k<4; k=k+1 )

Count <= Count + k;

end
```



```
Count <= Count + 0;
Count <= Count + 1;
Count <= Count + 2;
Count <= Count + 3;
Result: Count = 3
Incorrect
```

# Combinational Logic

\*Procedural assignments update the value of reg. The value will remain unchanged till another procedural assignment updates the variable. This is the main difference with continuous assignments in which the right hand expression is constantly placed on the left side

```
module DUT( input wire x, y,
             output reg xor,
              output wire xnor);
always@(x,y)
         xor = x \wedge y;
assign _xnor = ~_xor;
endmodule
```

xor


# always vs. assign for describing combinational logic

When Combinational Logic involves high complexity, it is preferred to use always block to describe it, because always block provides powerful statements like if-else, case and loop constructs

Always block comes with more clarity and more concise description than assign

Sequential logic is a type of logic circuit whose output depends not only on the present value of its input signals but on the past history of its inputs

- Current state is held in memory and the next state is computed through the combinational logic
- In a synchronous system, global clock signal organizes the flow of the data and the sequence of events




- Sequential logic can only be realized using an always block
- Consist of
  - Flip flops that are normally controlled by:
    - Positive edge of the clock (posedge)
    - Negative edge of the clock (negedge)
  - Latches
    - Transfers input to output when clock is "1" and otherwise stores the value
  - Finite State Machine (FSM)
- When using the always block for the sequential logic, "Non-blocking" assignments are used

Flip-flop with asynchronous Reset:

```
always@(posedge Clk, negedge Reset)
if (Reset==0)
Q <= 0;
else
Q <= D;
Reset
```

Flip-flop with synchronous Reset:



▼D-Latch

```
always@ ( D , Clk )

if (Clk)

Q <= D;
```

What happens if we remove D from sensitivity list?


Nothing, this results in same latch with warning saying D is not in the sensitivity list

# Verilog Registers

- The keyword "reg" does NOT necessarily denote a storage element or register.
- In digital design, registers represent memory elements
- Registers in Verilog should not be confused with hardware registers, the term register (reg) simply means a variable that can hold a value
- Verilog registers don't need a clock and don't need to driven like a net.


# Verilog Registers

\*May or may not be synthesized as a register



\* When describing sequential logic using always block, "Non-Blocking" assignments are used.

```
integer k;
               [3:0] A;
      assign Shift Out = A[3];
      always@(posedge Clk)
        begin
          A[0] = Shift In;
           for (k=1; k<4; k=k+1)
             A[k] = A[k-1];
        end
Shift In
                            ▶Shift Out
```



#### If-else statements

Used only inside always block

Format:

```
if ( expression1 )
    statement1;
else if ( expression2 )
    statement2;
else
    statement3;
```

Single statement no need for begin-end Multiple statements, begin-end is needed

#### If-else statements

- If-else construct inside an always block have a sequential nature when used by blocking assignments.
- This means ordering is important

```
always@(*)
begin
out = in1;
if(s==1)
out = in2;
end
s
in1
out
out
out
```

```
always@(*)
begin
   if(s==1)
   out = in2;
   out = in1;
end
out
```

#### Case Statements

72

Used only inside an always block

•• Format:

```
case ( expression )
                                Single statement no need for begin-end
 option1 : statement1;
 option2: begin
            statement2;
                             Multiple statements, begin-end is needed
          end
 default: statementn;
endcase
```

#### Example:

```
module Mux21(input wire in1,in2,s,
             output reg out);
  always@(in1,in2,s)
    case (s)
    1'b0: out = in1;
    1'b1: out = in2;
    endcase
endmodule
```

```
module Mux21(input wire in1,in2,s,
             output reg out);
  always@(in1,in2,s)
    case (s)
     1'b0 : out = in1:
     default: out = in2;
    endcase
endmodule
```

### Case Statements

Example: Combinational logic using both assign and always block

```
module HalfAdder( input wire x, y,
                                                                  output reg Cout, S);
module HalfAdder(input wire x, v,
                                                  always@(x,v)
                 output wire Cout, S);
                                                    begin
                                                      case ( {x,y} )
   assign S = x^v;
                                                        2'b00: {Cout,S} = 2'b00;
   assign Cout = x&y;
                                                        2'b01: {Cout, S} = 2'b01;
                                                        2'b10: {Cout,S} = 2'b10;
endmodule
                                                        2'b11: {Cout, S} = 2'b11;
                                                      endcase
                                                    end
```

endmodule

### Case Statements

- In case statements, each alternative is compared for an exact match
- Synthesis tools are only concerned about matching of "o" and "1" while "Z" and "X" are not important.
- ❖ If for simulation purposes, "X" or "Z" are needed to be added, casex is used which treats them as don't care.
- \* Example: 4-to-2 priority encoder

w3	w2	W1	wo	y1	yo	f
0	0	0	0	d	d	0
0	0	0	1	0	0	1
0	0	1	X	0	1	1
0	1	X	X	1	0	1
1	X	X	X	1	1	1

# Latch Inference in Combinational Logic

- When realizing combinational logic with always block using ifelse or case constructs care has to be taken to avoid latch inference after synthesis
- The latch is inferred when "incomplete" if-else or case statements are declared
- This latch is "unwanted" as the logic is combinational not sequential
- A variable assigned within an always block that is not fully specified in all branches will infer a latch

# Latch Inference in Combinational Logic


- To avoid latch inference make sure to specify all possible cases "explicitly"
- Two practical approaches to avoid latch inference:
  - o For if-else construct:
    - 1) Initialize the variable before the if-else construct
    - 2) Use else to explicitly list all possible cases
  - For case constructs:

Use default to make sure all cases are covered.

#### Avoid Latch Inference in If-else Statements

### **X** Latch Inference


```
module DUT1(input wire A,B,S,
            output reg out);
       always@(*)
         begin
           if (S==1)
             out = A;
         end
endmodule
```





```
output reg out);
       always@(*)
         begin
           out = B;
           if(S==1)
             out = A:
         end
endmodule
```

```
module DUT2 (input wire A, B, S, module DUT3 (input wire A, B, S,
                                             output reg out);
                                        always@(*)
                                          begin
                                            if (S==1)
                                              out = A:
                                            else
                                              out = B:
                                          end
                                endmodule
```




### Avoid Latch Inference in Case Statements

### **X** Latch Inference

```
module DUT1(input wire A,B,
input wire [1:0]S,
output reg out);


always@(A,B,S)
begin
case (S)
2'b00: out=A;
2'b01: out=B;
endcase
end
```

#### endmodule



# No Latch

```
module DUT2 (input wire A,B,
                   wire [1:0]S,
            input
            output reg
                         out);
       always@(A,B,S)
         begin
           case (S)
             2'b00:
                       out=A:
             2'b01:
                       out=B:
             default: out=1'b0:
           endcase
         end
endmodule
```



# **Using Sub-modules**

- A design can use multiple sub-modules or a module multiple times
- Using a module in another is called "instantiation"
- Top-level module: the module that has not been instantiated
- To use a module inside another, it should be explicitly instantiated
- There are some built-in primitive logic gates in Verilog that can be instantiated
  - Built-in primitives means there is no need to define a module for these gates
  - o and, nand, nor, or, xor, xnor, buf, not

# Using Sub-modules

# Sub-modules Instantiation

- To instantiate a module, two things have to be clearly specified
  - module's ports
  - module's parameters (considered as default if not specified)
- Format:

```
Module_name #(parameter_value) instance_name (.port_name(port-connection)
, .port_name(port_connection), ... )
```

```
Module_name instance_name (.port_name(port-connection),
.port_name(port_connection),...)
defparam instance_name.parameter_name = parameter_value
```

If port connections are in the same order as the original module ".port\_name" is not needed in the port list.

# Sub-modules Instantiation

# Sub-modules Instantiation


# Priority Logic

The order in which assignments are written in an always block may affect the logic that is synthesized.


84

**Example:** 

```
always@(so,s1,do,s1)
begin
Q = 0;
if(so) Q = do;
else if (s1) Q = d1;
end
```



```
always@(so,s1,do,s1)
begin
Q = 0;
if(s1) Q = d1;
else if (so) Q = do;
end
```



### Counter

4-Bit Unsigned Down Counter
With Synchronous Set


```
module D counter (input Clk, S,
                   output [3:0]Q);
 reg [3:0] tmp;
always@(posedge Clk)
  begin
   if(S)
     tmp <= 4'b1111;
   else
     tmp <= tmp -1'b1;
  end
assign Q = tmp;
endmodule
```

4-Bit Unsigned Down Counter
With Synchronous Set

```
module D counter (input Clk, S,
                   output [3:0]Q);
 reg [3:0] tmp;
 always@(posedge Clk or negedge Rst)
  begin
   if( Rst == 0)
     tmp <= 4'b0000;
    else
     tmp <= tmp +1'b1;
  end
assign Q = tmp;
endmodule
```


# Finite State Machine (FSM)

- \*An abstract machine that can be in one of a finite number of states. The machine is in only one state at a time (current state)
- Two types:
  - Mealy: Output depends on the "current state" and the "input"



# Finite State Machine (FSM)

Moore: Output depends only on the "current state"



- \*A FSM can be described in terms of its
  - Current State
  - Next State
  - Output

# FSM Code Structure

#### Mealy

NS & Output Calculation

CS Calculation

NS & Output Calculation mainly implemented using blocking assignments & case struct inside always block

#### Moore

NS & Output Calculation


CS Calculation

**Output Calculation** 


- NS Calculation mainly implemented using blocking assignments & case struct inside always block
- Output Calculation mainly implemented using assign statements

# Mealy Machine

#### State Diagram



#### \* RTL View




```
module mealy(input wire clk, w, rst,
             output reg z);
  reg CS , NS;
  parameter A=1'b0, B=1'b1;
  // NS & Output Calculation ( Combinational )
  always@(w,CS)
    case (CS)
     A: if (w==0)
          begin
            NS = A; z = 0;
          end
        else
          begin
            NS = B; z = 0;
          end
     B: if(w==0)
          begin
            NS = A; z = 0;
          end
        else
          begin
            NS = B; z = 1;
          end
    endcase
  // CS Calculation ( Sequential )
  always@(posedge clk, negedge rst)
    if( rst == 0 )
      CS <= A;
    else
      CS <= NS:
```

endmodule

# Moore Machine

#### State Diagram



```
module mealy(input wire clk, w, rst,
             output wire z);
  reg [1:0] CS , NS;
  parameter A=2'b00, B=2'b01, C=2'b10, D=2'b11;
 // NS Calculation ( Combinational )
  always@(w,CS)
    case (CS)
    A: NS = (w)? B : A;
    B: NS = (w) ? C : B;
    C: NS = (w)? D : C;
    D: NS = (w)? A : D;
    endcase
 // CS Calculation ( Sequential )
  always@(posedge clk, negedge rst)
    if( rst == 0 )
      CS <= A;
    else
      CS <= NS:
 // Output Calculation
  assign z = (CS == D);
endmodule
```

# Verification

#### \* Testbench

- \* An unsynthesizable Verilog module that instantiates main Verilog design and examines behavior and output of design by applying predetermined inputs to it.
- \* High-level unsynthesizable keywords such as initial, \$display, \$stop, \$fopen, \$readmem, are available for debugging purposes
- Define time unit and precision by `timescale at the beginning of testbench
  - \* Time unit specifies time amount #1 refers to
  - \* Examples: `timescale 1ns / 1ns `timescale 1ns / 100ps
- Testbench module usually has no ports

# Verification

- \* Value of signal "a" at time "t" after start of simulation can be specified by initial #t a = val
- \* In more general form "#t" can be used to specify delay in any assignment
- Statement above can be used to generate clock with desired period to be applied to sequential design

```
reg clk;
initial clk = 1'bo;
always #T clk = ~ clk;
```

- These generate clk with period equal to 2T whose initial value is o.
- Do not forget to initialize clk: If not initialized, clk value will be undefined (X) in simulation start and will persist through simulation

# Simulation commands

- \* Register array used as memory can be initialized by variants of command \$memread (\$memreadb \$memreadh)
- \$display command can be used anywhere inside always block or after initial statement to print signal
  - \* Arguments of command \$display are **same** as those of printf in C
  - \* Example: \$display( "Clk value is %b", clk );
- \* Command \$stop can be used to stop simulation at any time
  - \* Example: To stop simulation at time 1000 => initial #1000 \$stop;

# Verification

```
`timescale 1 ns / 1 ns
module parity_gen_tb();
  reg [3:0] data_in;
            even_parity, odd_parity;
  wire
  parity_gen_rtl pg0(.in(data_in),.even_parity(even_parity),.odd_parity(odd_parity));
  always@(*)
     begin
        if(($time == 5) && ((even_parity != 1'b0)) | (odd_parity != 1'b1)))
           $display(" data in = %b , even parity = %b , odd parity = %b " , data_in , even_parity , odd_parity );
        if(($time == 15) && ((even_parity != 1'b1) | (odd_parity != 1'b0)))
           $display(" data in = %b , even parity = %b , odd parity = %b " , data_in , even_parity , odd_parity );
      end
  initial #0 data_in = 4'b1010;
  initial #10 data_in = 4'b1011;
  initial #50 $display( " Done verifying parity generator! ");
  initial #50 $stop;
endmodule
```

# References

- \* Dr.Shabany's Slides for ASIC/FPGA Chip Design
  - Available online at ee.sharif.edu/~asic
- Introduction to Verilog
  - ee.mut.ac.th/course/eeeto413/ppt/Chapter10%20Verilog.ppt
- \* Asic World Website
  - asic-world.com
- \* Wikipedia: Various Articles