

# 2021 Fall Computer Architecture

## Homework 5

### Solution

Grading policy:

1. 2-point deduction for minor mistake.
2. 3- or above-point deduction for major mistake.
3. Full-point deduction for not showing how you derive the answer.

1.

a. Block size =  $2^{\text{\# of offset bits}}$

$$2^4 = 16 \text{ (bytes)}$$

b. # of blocks =  $2^{\text{\# of index bits}}$

$$2^6 = 64$$

c. Total bits = # of set  $\times$  (valid bit + dirty bit + tag bits + data bits)

$$64 \times (1 + 1 + 22 + 16 \times 8) = 9728 \text{ (bits)}$$

d.

Address	Binary Address	Tag	Index	Offset	Hit/Miss
<b>00</b>	0000 0000 0000 0000	0x00	0x00	0x0	Miss
<b>04</b>	0000 0000 0000 0100	0x00	0x00	0x4	Hit
<b>802</b>	0000 1000 0000 0010	0x02	0x00	0x2	Miss
<b>A66</b>	0000 1010 0110 0110	0x02	0x26	0x6	Miss
<b>4CFB</b>	0100 1100 1111 1011	0x13	0x0f	0xb	Miss
<b>A65</b>	0000 1010 0110 0101	0x02	0x26	0x5	Hit
<b>188</b>	0000 0001 1000 1000	0x00	0x18	0x8	Miss
<b>3705</b>	0011 0111 0000 0101	0x0d	0x30	0x5	Miss

For each row in the table:

1-point deduction for wrong Tag, Index, or Offset

2-point deduction for wrong Hit/Miss

Granted points =  $\max(0, 20 - \text{deduction})$

2.

The access time to either the cache or the main memory is the response time which CPU knows that data is ready. So, you must round up the number of cycles it takes to integer. For sub-problems in this problem, 3-point deduction will be imposed for not rounding up, but only imposed once at most.

a. Cycle Time = 0.6 ns

$$\text{Access time to the main memory} = \left\lceil \frac{70}{0.6} \right\rceil = 117 \text{ (cycles)}$$

$$\text{AMAT} = \text{L1 Hit time} + \text{L1 Miss Rate} \times \text{L1 Miss Penalty}$$

$$1 + 0.05 \times 117 = 6.85 \text{ (cycles)}$$

b. Let the # of total instructions be  $n$ , and the # of data access instruction is  $n'$ .

$$\text{Total CPI} = \frac{\text{Total \# of Cycles}}{\text{Total \# of Instructions}} =$$

$$\frac{n \times \text{Base CPI} + n \times (\text{L1 Miss Rate}_{\text{Instruction}} \times \text{L1 Miss Penalty}_{\text{Instruction}}) + n' \times (\text{L1 Miss Rate}_{\text{Data}} \times \text{L1 Miss Penalty}_{\text{Data}})}{n}$$

$$1.0 + 0.05 \times 117 + 0.3 \times 0.05 \times 117 = 8.605$$

c.  $\text{AMAT} = \text{L1 Hit Time} + \text{L1 Miss Rate} \times (\text{L2 Hit Time} + \text{L2 Miss Rate} \times \text{L2 Miss Penalty})$

$$\text{L2 Hit Time} = \left\lceil \frac{5}{0.6} \right\rceil = 9 \text{ (cycles)}$$

$$1 + 0.05 \times (9 + 0.9 \times 117) = 6.715 \text{ (cycles)}$$

d. Borrow the logic from problem b..

$$1.0 + 0.05 \times (9 + 0.9 \times 117) + 0.3 \times 0.05 \times (9 + 0.9 \times 117) = 8.4295$$

3.

a. # of offset bits =  $\log_2 16K = 14$

$$\text{\# of tag bits} = 40 - 14 = 26$$

$$\text{\# of page table entries} = 2^{26}$$

b. Size of page tables

$$= \text{\# of processes} \times \text{size of a page table}$$

$$= 3 \times 2^{26} \times 4 \text{ bytes} = 768 \text{ MB}$$

c. # of page table entries =  $2^{26}$

$$\text{\# of entries of a second-level table} = 2^{26} / 256 = 2^{18}$$

$$\text{Size of a second-level table} = 2^{18} \times 4 \text{ bytes} = 1 \text{ MB}$$

d. Minimal memory required for the second-level tables

$$= \text{Minimal \# of activated first-level entries} \times \text{size of the second-level table}$$

$$= 3 \times (256 \div 2) \times 1 \text{ MB} = 384 \text{ MB}$$