

## **SEE Lot Test Board**



Radiate 4 positions with 2cm diameter beam spot in this order: 1- fadc 2 -intdac 3 - fpga 4 - epcq4a (prom) Long USB and AC power cables from the beam area to the monitoring location.



that correct in the next write cycle of the fpga

monitoring are expected.

Laptop: user: kelby pwd idah0an

root (should not be needed)
out of\$

```
Log on as kelby
open a terminal
> xs
This will open a xterm
window ( needed for grapics)
> cd SEELotTest
> ls /dev/ttyU* /dev/ttyUSBO should be there)
> ./setterm ( set baud rate ... etc)
```

There are 3 routines to run, one for each of the first 3 exposures. fadc, fpga, and intdac (the prom exposure has no program – more below)
The C routines are in SEELotTest
>Inkgd fpga (will compile and link fpga.c and leave the executable in BIN)
>fpga (executes the routine)
You should not need to compile anything, but just in case ...

```
fadc
Successfully opened
                        tvUSB0
     RUN intdac Mon Mar 20 08:10:12 2023
   rsent= b4567
                  rback=b4567
                                 0K
   rsent= b23c6
                  rback=b23c6
                                 0K
   rsent= c9869
                  rback=c9869
                                 0K
   rsent= 34873
                 rback=34873
                                 0K
   rsent= dc51
                 rback= dc51
                                 0K
   rsent= 95cff
                 rback=95cff
                                 0K
   rsent= 8944a
                 rback=8944a
                                 0K
   rsent= 558ec
                 rback=558ec
                                 0K
   rsent= e1f29
                  rback=e1f29
                                 0K
   rsent= 87ccd rback=87ccd
                                  0K
    rsent= b58ba
                  rback=b58ba
                                  0K
    rsent= ed7ab
                  rback=ed7ab
                                  0K
    rsent= 141f2
                  rback=141f2
                                  0K
    rsent= 71efb
                  rback=71efb
                                  0K
```

```
The first irradiation should be to the Fast ADC
After logging on the laptop as kelby
$cd SEELotTest
$fadc 	—starts the fadc monitoring program
```

First 100 20bit random numbers are sent to the Controller FPGA and then read back. This tests that the USB to controller link is working.

Then the controller counts frame clocks from the FADC and compares to a direct clock count. The direct count stops both counters at 0x1111(hex) = 4369(decimal)

If the counts differ more then 1 count (to account for latency differences) An error flag is set and the accumulative error count in incremented. No errors are expected – none occurred in long weekend run tests


```
rsent= 88154
              rback=88154
                             0K
rsent= 289ec rback=289ec
                             0K
rsent= 91b18 rback=91b18
                             0K
rsent= 37fdb rback=37fdb
                             0K
rsent= 4a45c rback=4a45c
                             0K
rsent= ff902 rback=ff902
                             0K
rsent= a481a rback=a481a
                             0K
rsent= 478fe
             rback=478fe
                             0K
rsent= abb43
              rback=abb43
```

======= FRAME CLOCK COUNT =========

-- to end the run just Ctrl-C out If there are continuing errors:

- -- Ctrl-C out of the run
- -- power cycle the board (long extension cord)
- -- unplug the USB from the computer then back in
- -- start the program again to continue data collection (Log files have a time stamp in their name so data does not get overwritten.)

```
frame clock count = 1111(hex)
                                          4369 (dec)
                                                                hrs
                                                     error=0
event=1 frame clock count = 1111(hex)
                                         4369 (dec)
                                                     error=0
                                                                hrs=
         frame clock count = 1111(hex)
                                          4369 (dec)
                                                     error=0
                                                                hrs:
        frame clock count = 1111(hex)
                                         4369 (dec)
                                                                hrs=0
                                                                        min=0
                                                                                 sec=11
                                                     error=0
        frame clock count = 1111(hex)
                                          4369 (dec)
                                                                hrs=0
                                                                        min=0
                                                                                 sec=12
                                                     error=0
event=5
        frame clock count = 1111(hex)
                                         4369 (dec)
                                                                hrs=0
                                                                        min=0
                                                                                 sec=13
                                                     error=0
event=6
        frame clock count = 1111(hex)
                                         4369 (dec)
                                                     error=0
                                                                hrs=0
                                                                        min=0
                                                                                 sec=14
event=7 frame clock count = 1111(hex)
                                          4369 (dec)
                                                     error=0
                                                                hrs=0
                                                                        min=0
                                                                                 sec=15
        frame clock count = 1111(hex)
                                          4369 (dec)
                                                                hrs=0
                                                                        min=0
                                                                                 sec=16
                                                     error=0
         frame clock count = 1111(hex)
                                          4369 (dec)
                                                     error=0
                                                                hrs=0
                                                                        min=0
                                                                                 sec=17
event=10 frame clock count = 1111(hex)
                                           4369 (dec)
                                                      error=0
                                                                 hrs=0
                                                                         min=0
                                                                                  sec=18
```



79 rsent= ad36b	rback=ad36b	ОК	
80 rsent= 17796	rback=17796	ОК	> fpga
81 rsent= bd78f	rback=bd78f	ОК	
82 rsent= ea438	rback=ea438	ОК	starts with the usual 100 20bit random
83 rsent= 5585c	rback=5585c	0K	number test of the USB interface.
84 rsent= 64e2a	rback=64e2a	OK .	
85 rsent= 342ec	rback=342ec	ОК	Through a shift register chain, 20bit random
86	rback=87cb0	ОК	numbers are transferred from the ctrl-fpga
87 rsent= ed43b	rback=ed43b	ОК	to the radiated-fpga. The data in the
88 rsent= a06fb	rback=a06fb	ОК	· -
89 rsent= 89a32	rback=89a32	ОК	radiated fpga is held for several seconds and
90 rsent= 4ccaf	rback=4ccaf	ОК	then it is clocked back to the crl-fpga where
91 rsent= d8d3c	rback=d8d3c	ОК	is in compared to what was sent. If they do
92 rsent= 88f54	rback=88f54	ОК	not match an error is flagged. In tests at Los
93 rsent= 289ec	rback=289ec	ОК	Alamos we did see some errors where a 1
94 rsent= 91b18	rback=91b18	ОК	flipped to a zero.
95 rsent= 37fdb	rback=37fdb	ОК	Some will probably be seen at the lower
96 rsent= 4a45c	rback=4a45c	ОК	flux for the lot testing at PSI. They recovered
97 rsent= ff902	rback=ff902	ОК	after 1 or 2 rewrites.
98 rsent= a481a	rback=a481a	ОК	after 1 or 2 rewrites.
99 rsent= 478fe	rback=478fe	ОК	
100 rsent= abb43	rback=abb43	If errors p	persist use the same resets to resume the run.
==== hold pattern 2 sec in radiated FPG ====			
event=0 error=0	sent=240fb	back=24	
event=1 error=0 sent=26fa back=26fa hrs=0 min=0 sec=10 OK			
event=2 error=0	sent=1deaa	back=1d	
event=3 error=0	sent=6c33a	back=6c	
event=4 error=0	sent=685fb	back=68	
event=5 error=0	sent=6a529	back=6a	
event=6 error=0	sent=eedd1	back=ee	
event=7 error=0	sent=a3fe6	back=a3	
event=8 error=0	sent=ef005	back=ef	
event=9 error=0	sent=9c13c	back=9c	
event=10 error=0		back=b	
event=11 error=0	sent=ac794	back=a	nc794 hrs=0 min=0 sec=31 OK

The final exposure is to the EPCQ4A. No programs runs during exposure.

This device programs the FPGA at power up.

After the exposure ends, cycle the power and then Run >fpga for a few minutes.

Back at Chicago, we will test that the EPCQ4a reprograms OK. We will also do further tests on the FADC beyond the frame clock counting.


Please put the log files on a stick memory separate from the computer.

I will need like the computer and boards sent back to Chicago.

I think the log files could be emailed to me.

Thanks everyone.

PS: the mounting holds of the 2 boards are grounds. One should be connected to local ground. You should check everything out at CERN before heading for the PSI.





I will send 3 of these US to Swiss adaptors.

TestBoard Power
(caution yellow is gnd
black is +10VDC)

You will need to come up with a long AC power cord.



**Computer Power**