VLSI DSP 2020 Fall

Lab 11 Matrix Inner Product


設計一電路可以運算下列矩陣相乘

$$\begin{bmatrix} Z_0 \\ Z_2 \\ Z_4 \\ Z_6 \end{bmatrix} = \begin{bmatrix} c_4 & c_4 & c_4 & c_4 \\ c_2 & c_6 & -c_6 & -c_2 \\ c_4 & -c_4 & -c_4 & c_4 \\ c_6 & -c_2 & c_2 & -c_6 \end{bmatrix} \begin{bmatrix} a_0 \\ a_1 \\ a_2 \\ a_3 \end{bmatrix}$$

其中, c2, c4, c6 為 12-bit 之參數,分別由下表表示:


Coeff.	12-bit
c2	12'b0111_0110_0100
c4	12'b0101_1010_1000
c6	12'b0011_0000_1111

VLSI DSP 2020 Fall



Architecture 1

VLSI DSP 2020 Fall



Architecture 2 with pipeline

1. 依系統需求,選擇合適的架構 Architecture 1/2 觀察其面積、速度及功率消耗:

- 20 MHz → _____
- 50 MHz → _____
- 100 MHz → _____
- 125 MHz →
- 200 MHz →
- 250 MHz →