


CSE3666-INTRODUCTION TO COMPUTER ARCHITECTURE

LAB 5

One Bit ALU



EXTRA SUPPORT

- Jacob.gerow@uconn.edu
- Find me in class discord
- Office Hours: 11:15am-12:15pm Wednesday
- BEACH (ITE 360) Drop-in Hours ****Subject to change****:
 - Tuesday 6:00pm-8:00pm
 - Thursday 4:00pm-8:00pm
 - Friday 6:00pm-8:00pm

WHAT IS A HARDWARE DESIGN LANGUAGE (HDL)

- Not a programming language (but similar)
- Specification for how hardware should behave

Software Implementation



Hardware Implementation



HARDWARE DESIGN LANGUAGES (HDL)

- Describe a design in a way engineers can understand
- Can be utilized to test descriptions of designs
- Are used to synthesize designs for Programmable Logic Devices (PLDs) and Field Programmable Gate Arrays (FPGAs)




Image shown is a representation only. Exact specifications should be obtained from the product data sheet.

EK-U1-ZCU216-V1-G

DigiKey Part Number 122-EK-U1-ZCU216-V1-G-ND

Manufacturer [AMD](#)


Manufacturer Product Number EK-U1-ZCU216-V1-G

Description ZYNQ US+ RFSOC ZCU216 V1 EVK

Manufacturer Standard Lead Time 6 Weeks

Customer Reference

Detailed Description Zynq UltraScale+ RFSoc ZCU216 V1 XCZU49DR Zynq® UltraScale+™ FPGA + MCU/MPU SoC Evaluation Board

Datasheet  [Datasheet](#)

In-Stock: 9


Can ship immediately


QUANTITY

[Add to List](#) [Add to Cart](#)

All prices are in USD

Box

QUANTITY	UNIT PRICE	EXT PRICE
 1	\$19,543.75000	\$19,543.75


 Manufacturers Standard Package

Product Attributes

HOW ARE HARDWARE DESIGN LANGUAGES USED

1. Engineer creates a design for a project
2. Engineer creates a “testbench” for a project (testbench itself is another design)
3. Once the two solutions match project is synthesized into real design components (latches, and gates, or gates, multiplexers, etc.)
4. Synthesized Project is tested and eventually deployed onto a device

WHAT IS MYHDL



Basically it's just good if you only want to program in python




IMPORTANCE OF .NEXT

- `signal = 1` tries to overwrite the instantaneous current value of signal (Does not work)
- `signal.next = 1` sets the next value of the signal to 1 (after propagation delays) (correct implementation)

DECORATORS

```
1  # CAR CLASS
2  class Car:
3      def __init__(self, make, model, year, mileage):
4          self.make = make
5          self.model = model
6          self.year = year
7          self.mileage = mileage
8
9      def to_string(self):
10         return f"{self.year} {self.make} {self.model} - {self.mileage} Miles"
11
12
13
14  # Car Detailing Function
15  def detail_car(specific_car_function):
16      def wrapper(*args, **kwargs):
17          #print(args, kwargs)
18          print(f"Checklist for {args[0].to_string()}: ")
19          print("Wash Exterior")
20          print("Clean Interior")
21          specific_car_function(args[0])
22          print("Bug and Tar Removal")
23
24         return wrapper
25
26  @detail_car
27  def detail_truck(truck):
28      print("Clean Truck Bed")
29      print("Remove Dirt")
30
31
32  car_1 = Car("Toyota", "Tundra", 2022, 6797)
33
34  detail_truck(car_1)
```


FOLLOW THIS SCHEMATIC AND LINK EACH
SIGNAL TOGETHER



AUTOGRADER SPECIFICATIONS

Use "and", "or", "not" instead of "&", "|", "~"

^ for xor is still fine

IMPORTANT RESOURCES

Discord (must join, **change name to first and last**, and set role):

<https://discord.gg/xE4fTGRS>

Github Repo: <https://github.uconn.edu/zhs04001/cse3666-2025spring>

Lab Presentation Repo: https://github.com/Jacob-Gerow/CSE_3666