

FPGA Workflow using HDL

RI ← MC[WAR]

