
## LC-3 FSM **LC-3 Instructions** MAR <-PC


 $\uparrow$ 



PCoffset9

PCoffset9

, BaseR, offset6



Signal	LD.CC = 1, updates status bits from system bus GateMARMUX = 1, MARMUX output is put onto system bus GateMDR = 1, MDR contents are put onto system bus GateALU = 1, ALU output is put onto system bus GatePC = 1, PC contents are put onto system bus	= 1, Enables memory, chooses memory output for MDR input = 0, Disables memory, chooses system bus for MDR input	R.W = 1, M[MAR]<-MDR when MIO.EN = 1 = 1 MDR<-M[MAR] when MIO.EN = 1	= 00, ADD = 01, AND = 10, NOT A = 11, PASS A	DRMUX $\begin{cases} = 00, \text{ chooses } \mathbb{R}[11:9] \\ = 01, \text{ chooses "111"} \\ = 10, \text{ chooses "110"} \end{cases}$	
Signal	LD.MAR = 1, MAR is loaded LD.MDR = 1, MDR is loaded LD.IR = 1, IR is loaded LD.PC = 1, PC is loaded LD.REG = 1, register file is loaded LD.BEN = 1, updates Branch Enable (BEN) bit	MARMUX = 0, chooses ZEXT IR[7:0] = 1, chooses address adder output	ADDR1MUX $\begin{cases} = 0$ , chooses PC $\\ = 1$ , chooses reg file SR1OUT	= 00, chooses "000" = 01, chooses SEXT IR[5:0] = 10, chooses SEXT IR[8:0] = 11, chooses SEXT IR[10:0]	$\begin{cases} = 00, \text{ chooses PC + 1} \\ = 01, \text{ chooses system bus} \\ = 10. \text{ chooses address adder output} \end{cases}$	SR1MUX = 00, chooses IR[11:9] = 01, chooses IR[8:6] = 10, chooses "110"