

Figure 1: Block diagram of the test environment. The diagram illustrates the hardware and software components involved in testing the test chip. The test chip is connected to a PowerSupply (DD, VSS) and an FMC (Field Programmable Gate Array) via a PCB. The FMC is connected to a CPU (RISC-V) and an FPGA (Artesin AC701). The FPGA is connected to DDR (Double Data Rate) and AXI DMA. A JTAG and UART interface connects the FPGA to a MATLAB environment (labeled 2). The MATLAB environment contains a JTAG AXI manager and a GUI interface. A Boundaryscan block is connected to the test chip and contains an Ins behaviorbuf, a Mock DRAM interconnect, and a Vecim block (labeled 4). The Vecim block is connected to a Compiler Or asm block (labeled 1), which is connected to a PC.