# **Analysis Report**

## jacobiIteration\_per\_elem(double\*, double\*, double\*, int)

Duration	35.488 μs
Grid Size	[ 32,32,1 ]
Block Size	[ 32,32,1 ]
Registers/Thread	22
Shared Memory/Block	0 B
Shared Memory Executed	0 B
Shared Memory Bank Size	4 B

## [0] Tesla V100-SXM2-32GB


GPU-716a9097-dd3b-c568-7482-6fb712b41563
7.0
1024
2048
48 KiB
96 KiB
65536
65536
[ 2147483647, 65535, 65535 ]
[ 1024, 1024, 64 ]
64
32
31.334 TeraFLOP/s
15.667 TeraFLOP/s
7.834 TeraFLOP/s
80
1.53 GHz
true
4
32
898.048 GB/s
31.719 GiB
64 KiB
6 MiB
5
3
8 Gbit/s
16

## 1. Compute, Bandwidth, or Latency Bound

The first step in analyzing an individual kernel is to determine if the performance of the kernel is bounded by computation, memory bandwidth, or instruction/memory latency. The results below indicate that the performance of kernel "jacobiIteration\_per\_elem" is most likely limited by memory bandwidth. You should first examine the information in the "Memory Bandwidth" section to determine how it is limiting performance.

## 1.1. Kernel Performance Is Bound By Memory Bandwidth

For device "Tesla V100-SXM2-32GB" the kernel's compute utilization is significantly lower than its memory utilization. These utilization levels indicate that the performance of the kernel is most likely being limited by the memory system. For this kernel the limiting factor in the memory system is the bandwidth of the Device memory.



## 2. Memory Bandwidth

Memory bandwidth limits the performance of a kernel when one or more memories in the GPU cannot provide data at the rate requested by the kernel. The results below indicate that the kernel is limited by the bandwidth available to the device memory.

## 2.1. Global Memory Alignment and Access Pattern

Memory bandwidth is used most efficiently when each global memory load and store has proper alignment and access pattern. The analysis is per assembly instruction.

Optimization: Each entry below points to a global load or store within the kernel with an inefficient alignment or access pattern. For each load or store improve the alignment and access pattern of the memory access.

## 2.2. GPU Utilization Is Limited By Memory Bandwidth

The following table shows the memory bandwidth used by this kernel for the various types of memory on the device. The table also shows the utilization of each memory type relative to the maximum throughput supported by the memory. The results show that the kernel's performance is potentially limited by the bandwidth available from one or more of the memories on the device.

Optimization: Try the following optimizations for the memory with high bandwidth utilization.

Shared Memory - If possible use 64-bit accesses to shared memory and 8-byte bank mode to achieved 2x throughput.

L2 Cache - Align and block kernel data to maximize L2 cache efficiency.

Unified Cache - Reallocate texture data to shared or global memory. Resolve alignment and access pattern issues for global loads and stores.

Device Memory - Resolve alignment and access pattern issues for global loads and stores.

System Memory (via PCIe) - Make sure performance critical data is placed in device or shared memory.

Transactions	Bandwidth	Utilization					
Shared Memory							
Shared Loads	0	0 B/s					
Shared Stores	0	0 B/s					
Shared Total	0	0 B/s	Idle	Low	Medium	High	Max
L2 Cache	!		Tare	2011	ricarani	riigii	TIGA
Reads	575725	501.735 GB/s					
Writes	329264	286.948 GB/s					
Total	904989	788.683 GB/s	Idle	Low	Medium	High	Max
Unified Cache	!		Tare	2011	ricarani	riigii	TIGA
Local Loads	0	0 B/s					
Local Stores	0	0 B/s					
Global Loads	1409011	1,227.93 GB/s					
Global Stores	294912	257.011 GB/s					
Texture Reads	428685	1,494.367 GB/s					
Unified Total	2132608	2,979.308 GB/s	Idle	Low	Medium	High	Max
Device Memory			,				
Reads	527359	459.585 GB/s					
Writes	282266	245.99 GB/s					
Total	809625	705.575 GB/s	Idle	Low	Medium	High	Max
System Memory			Tare	LOW	ricarani	riigii	HIGH
[ PCle configuration: Gen3 x1	.6, 8 Gbit/s ]						
Reads	9	7.843 MB/s	Idle	Low	Medium	High	Max
Writes	5	4.357 MB/s	Idle	LOVV		Tilgii	
WIILES	J	5/UM / CC.+	Idle	Low	Medium	High	Max

## 2.3. Memory Statistics

The following chart shows a summary view of the memory hierarchy of the CUDA programming model. The green nodes in the diagram depict logical memory space whereas blue nodes depicts actual hardware unit on the chip. For the various caches the reported percentage number states the cache hit rate; that is the ratio of requests that could be served with data locally available to the cache over all requests made.

The links between the nodes in the diagram depict the data paths between the SMs to the memory spaces into the memory system. Different metrics are shown per data path. The data paths from the SMs to the memory spaces report the total number of memory instructions executed, it includes both read and write operations. The data path between memory spaces and "Unified Cache" or "Shared Memory" reports the total amount of memory requests made (read or write). All other data paths report the total amount of transferred memory in bytes.

## 3. Instruction and Memory Latency

Instruction and memory latency limit the performance of a kernel when the GPU does not have enough work to keep busy. The results below indicate that the GPU does not have enough work because instruction execution is stalling excessively.

## 3.1. Kernel Profile - PC Sampling

The Kernel Profile - PC Sampling gives the number of samples for each source and assembly line with various stall reasons. The samples are collected at a period of 2048 [2^11] cycles. You can change the period under Settings->Analysis tab. The allowed values are from 5 to 31. Increasing the period would reduce the number of samples collected.

Using this information you can pinpoint portions of your kernel that are introducing latencies and the reason for the latency. Samples are taken in round robin order for all active warps at a fixed number of cycles regardless of whether the warp is issuing an instruction or not.

Instruction Issued - Warp was issued

Instruction Fetch - The next assembly instruction has not yet been fetched.

Execution Dependency - An input required by the instruction is not yet available. Execution dependency stalls can potentially be reduced by increasing instruction-level parallelism.

Memory Dependency - A load/store cannot be made because the required resources are not available or are fully utilized, or too many requests of a given type are outstanding. Data request stalls can potentially be reduced by optimizing memory alignment and access patterns.

Texture - The texture sub-system is fully utilized or has too many outstanding requests.

Synchronization - The warp is blocked at a \_\_syncthreads() call.

Constant - A constant load is blocked due to a miss in the constants cache.

Pipe Busy - The compute resource(s) required by the instruction is not yet available.

Memory Throttle - Large number of pending memory operations prevent further forward progress. These can be reduced by combining several memory transactions into one.


Not Selected - Warp was ready to issue, but some other warp issued instead. You may be able to sacrifice occupancy without impacting latency hiding and doing so may help improve cache hit rates.

Other - The warp is blocked for an uncommon reason.

Sleeping -The warp is blocked, yielded or sleeping.

Examine portions of the kernel that have high number of samples to know where the maximum time was spent and observe the latency reasons for those samples to identify optimization opportunities.

Cuda Functions	Sample Count	% of Kernel Samples
jacobiIteration_per_elem(double*, double*, double*, int)	1618	100.0




## 3.2. Occupancy Is Not Limiting Kernel Performance

The kernel's block size, register usage, and shared memory usage allow it to fully utilize all warps on the GPU.


Variable	Achieved	Theoretical	Device Limit	Grid Si	ze: [ 3	32,32	,1](	1024	block	s) Blo	ck Siz	e: [ 32	2,32,1	] (1024 th
Occupancy Per SM														
Active Blocks		2	32	0	3	6	9	12	15	18	21	24	27	30 32
Active Warps	54.43	64	64	0	7	14	2	21	28	35	42	49	56	664
Active Threads		2048	2048	0	256	5	12	768	102	24 ]	L280	1536	179	2048
Occupancy	85%	100%	100%	0%		2	25%		5(	)%		75%	, o	100%
Warps														
Threads/Block		1024	1024	0	128	2.	56	384	51	2	640	768	89	6 1024
Warps/Block		32	32	0	3	6	9	12	15	18	21	24	27	30 32
Block Limit		2	32	0	3	6	9	12	15	18	21	24	27	30 32
Registers														
Registers/Thread		22	65536	0	8192	2 16	384	24576	327	68 4	0960	49152	2 573	44 65536
Registers/Block		24576	65536	0		1	.6k		32	2k		48k		64k
Block Limit		2	32	0	3	6	9	12	15	18	21	24	27	30 32
Shared Memory														
Shared Memory/Block		0	98304	0				32k			64	k		96k
Block Limit		0	32	0	3	6	9	12	15	18	21	24	27	30 32

## 3.3. Occupancy Charts


The following charts show how varying different components of the kernel will impact theoretical occupancy.








## Varying Shared Memory Usage



## 3.4. Multiprocessor Utilization

The kernel's blocks are distributed across the GPU's multiprocessors for execution. Depending on the number of blocks and the execution duration of each block some multiprocessors may be more highly utilized than others during execution of the kernel. The following chart shows the utilization of each multiprocessor during execution of the kernel.



## 4. Compute Resources

GPU compute resources limit the performance of a kernel when those resources are insufficient or poorly utilized.

#### 4.1. Kernel Profile - Instruction Execution

The Kernel Profile - Instruction Execution shows the execution count, inactive threads, and predicated threads for each source and assembly line of the kernel. Using this information you can pinpoint portions of your kernel that are making inefficient use of compute resource due to divergence and predication.

Examine portions of the kernel that have high execution counts and inactive or predicated threads to identify optimization opportunities.

#### Cuda Fuctions:

jacobilteration\_per\_elem(double\*, double\*, double\*, int)

Maximum instruction execution count in assembly: 32768

Average instruction execution count in assembly: 32768

Instructions executed for the kernel: 1277952

Thread instructions executed for the kernel: 40894464

Non-predicated thread instructions executed for the kernel: 38797312

Warp non-predicated execution efficiency of the kernel: 94.9%

Warp execution efficiency of the kernel: 100.0%

#### 4.2. Function Unit Utilization

Different types of instructions are executed on different function units within each SM. Performance can be limited if a function unit is over-used by the instructions executed by the kernel. The following results show that the kernel's performance is not limited by overuse of any function unit.

Load/Store - Load and store instructions for shared and constant memory.

Texture - Load and store instructions for local, global, and texture memory.


Half - Half-precision floating-point arithmetic instructions.

Single - Single-precision integer and floating-point arithmetic instructions.

Double - Double-precision floating-point arithmetic instructions.


Special - Special arithmetic instructions such as sin, cos, popc, etc.

Control-Flow - Direct and indirect branches, jumps, and calls.



#### 4.3. Instruction Execution Counts

The following chart shows the mix of instructions executed by the kernel. The instructions are grouped into classes and for each class the chart shows the percentage of thread execution cycles that were devoted to executing instructions in that class. The "Inactive" result shows the thread executions that did not execute any instruction because the thread was predicated or inactive due to divergence.



## 4.4. Floating-Point Operation Counts

The following chart shows the mix of floating-point operations executed by the kernel. The operations are grouped into classes and for each class the chart shows the percentage of thread execution cycles that were devoted to executing operations in that class. The results do not sum to 100% because non-floating-point operations executed by the kernel are not shown in this chart.

