

Open-Source Radiation Hardening Simulator: Design, Implementation, and Applications

Jacob Anderson

*Department of Electrical and Computer Engineering
BYU
Provo, USA
jacobdanderson@gmail.com*

David Nichols

*Department of Electrical and Computer Engineering
BYU
Provo, UT, USA
dav1111@byu.edu*

Collin Lambert

*Department of Electrical and Computer Engineering
BYU
Provo, USA
collinml@byu.edu*

Parker Allred

*Department of Electrical and Computer Engineering
BYU
Provo, USA
parkerallred@email.com*

Abstract—This paper presents the design, implementation, and applications of an open-source radiation hardening simulator developed using Xschem and NGSpice. The simulator aims to address the challenges of simulating radiation effects on electronic circuits by providing a comprehensive library and user-friendly interface. The project integrates core modules for fault injection, radiation effect simulation, and results analysis, along with thorough documentation and examples to support users in their research and development efforts.

Index Terms—radiation hardening, electronic circuits, fault injection, simulation, Xschem, NGSpice

I. INTRODUCTION

The accurate simulation of radiation effects on electronic circuits is crucial for the development of robust systems in space, nuclear, and other radiation-prone environments. Radiation can induce a variety of faults and errors in electronic components, leading to system failures. Thus, understanding and mitigating these effects is essential for ensuring the reliability of electronic systems [1], [2].

Natural radiation is known to be a significant source of microelectronics failure, impacting various applications from aerospace to ground-level electronics. To predict the reliability of these devices, tools like MC-ORACLE and RADSPICE have been developed to simulate the effects of radiation on microelectronic materials [1], [2].

In this paper, we introduce an open-source radiation hardening simulator that leverages Xschem and NGSpice. This simulator is designed to provide researchers and engineers with a tool to simulate and analyze the effects of radiation on electronic circuits. By offering a comprehensive library and a user-friendly interface, the simulator aims to facilitate the development and testing of radiation-hardened designs [3].

The paper is structured as follows: Section II provides an overview of the project, including its background, objectives, and scope. Section III details the methodology and implementation, describing the integration of Xschem, NGSpice, and

custom-developed modules. Section IV presents the testing, results, and discussion, highlighting the system's performance and the challenges encountered. Finally, Section V concludes the paper and outlines future work.

II. PROJECT OVERVIEW

This section provides an overview of the project, including background, objectives, and scope.

A. Background and Related Work

Advancements in radiation hardening simulation have resulted in the development of numerous methodologies designed to enhance precision and minimize error. Despite these advancements, many existing techniques encounter challenges, including non-linearity, sensitivity to environmental conditions, and intricate calibration processes. Numerous efforts to improve these models have been undertaken, yielding significant success. Our open-source models are based on several of these advancements, most notably the adaptive double exponential model, which has proven effective in accurately modeling certain Single-Event Effects (SEEs) [1].

B. Project Scope and Objectives

There are multiple existing Radiation-Hardened SPICE simulations; however, these simulators are not open-sourced, limiting their accessibility to users who can afford to purchase these software environments. The primary objective of this project was to develop an open-source, radiation-effects SPICE simulator that is both user-friendly and accurate in its modeling capabilities. This was accomplished by researching various contemporary methods and modules for modeling radiation effects in circuits and integrating them into existing open-source SPICE programs, specifically Xschem for the front-end and NGSpice for the back-end. Additionally, we ensured that the interface for applying these methods was intuitive, facilitating their integration into users' projects.

sources together resulting in a dual double exponential current source. [NEED TO ADD MORE]




Fig. 3. Dual double exponential waveform

Fig. 1. High-level project workflow illustrating the interaction between the main modules of the simulator.

III. METHODOLOGY AND IMPLEMENTATION

[TODO]

A. Library Structure and Core Features

[TODO]

1) *Double Exponential Current Source*: A simple way to model the photocurrent generated in a reverse biased pn junction due to a radiation strike, is with a double exponential current source. [NEED TO ADD MORE]




Fig. 2. Double exponential waveform.

[3].

2) *Dual Double Exponential Current Source*: A problem that arises with the simple double exponential current source is that it can be inaccurate in some scenarios. It has been found that a more realistic photocurrent waveform consists of an initial peak followed by a plateau region caused by limitations of PMOS drive current, and a final drop off. This waveform can be represented by adding two double exponential current

[3].

3) *Adaptive Double Exponential Current Source*: A problem that arises when using either the double or dual double exponential current models is that these models can produce unrealistic node voltages. If, for example, a double or dual double exponential current source is placed from the drain to the body node of a reverse biased NMOS transistor, when the current source is activated, the drain node voltage can be pulled below the ground node voltage. This means that the NMOS transistor is no longer held in reverse bias and no current should be flowing.

The adaptive double exponential current source solves this problem by adjusting the drive current proportional to the voltage across the reverse bias PN junction of the transistor for which a radiation strike is being simulated for. This adjustment allows the node voltage to drop to near zero and remain at this level until the radiation induced current spike is complete. The resulting current waveform closely resembles that of a dual double exponential current source.




Fig. 4. Overview of adaptive double exponential current source model.

The following equations define the behavior of the adaptive model:

$$B_{SEE} = Q(C1) * (V(IN) - V(OUT)) * k$$

B_{SEE} (The observed current due to single event effects) is a function of the total charge stored in the capacitor, the voltage

across the adaptive current source, and an adjustment constant k .

$$B_{REC} = recomb_adj * Q(C1) * k$$

B_{REC} (The current due to electron-hole pair recombination effects) is a function of an adjustment parameter $recomb_adj$, the total charge on the capacitor, and a second adjustment constant k . Note, this k is the same k as presented in the equation for B_{SEE} .

$$B_{REC} = I(B_{REC})$$

B'_{SEE} is a current mirror of B_{SEE} . This allows for the calculation portion of the circuit to be separated from outside influence.

Lastly, I_{SRC} is the standard double exponential current source built into most versions of SPICE.

A detailed description of each parameter in the adaptive current source is as follows:

- t_r - The simulation time at which charge injection begins
- t_f - The simulation time at which charge injection halts
- τ_r - The rise time constant of I_{SRC}
- τ_f - The fall time constant of I_{SRC}
- q_{tot} - The total charge to be injected into the node
- k - A constant for proportionally adjusting the drive strength of B_{SEE} and B_{REC}
- $recomb_adj$ - A constant for proportionally adjusting the drive strength of B_{REC}

An example usage case for this adaptive double exponential current model is given as follows. The following image depicts using the adaptive model to simulate a radiation strike on a reverse biased NMOS transistor in a CMOS inverter. Note: the arrow indicated the direction of current flow. Thus, the input is connected to the drain node of the NMOS transistor and the output is connected to the body node of the NMOS transistor.




Fig. 5. Usage of adaptive double exponential current source model to simulate radiation effects in a CMOS inverter.

[4].

4) *TID Modules*: TID, or total ionizing dose, is a radiation affect in which charge can build up in the insulating regions of a MOSFET. This buildup of charge can cause a number

of undesirable affects. Some of the major affects that occur are a change in the threshold voltage of the MOSFET, and an increase in leakage current. We've chosen only to model the change in threshold voltage for the purposes of this paper.

TID effects on an NMOS transistor cause the threshold voltage of said transistor to decrease. This means that less voltage differential needs to exist between the gate and the source of the transistor to cause the transistor to transition out of the cutoff region. This decrease in voltage threshold raises the noise floor of the transistor[NEED TO VERIFY THIS CLAIM].

TID effect on a PMOS transistor are much the same as those of the NMOS. The threshold voltage, however, increases rather than decreases. This does still mean, however, that the less voltage differential need to exist between the gate and the source of the transistor to cause the transistor to transition out of the cutoff region.

We've chosen to model these effects as an inline voltage source that introduces a voltage bias into the signal driving the gate of the transistors. This bias can be used to effectively raise or lower the threshold voltage of each type of transistor respectively. [3].

5) *Rail Span Collapse Voltage Source*: A radiation induced phenomenon called rail span collapse is often observed in complex circuits. Rail span collapse is characterized by the voltage between the positive and negative voltage rail collapsing due to excess current draw. This voltage collapse can result in severe problems, especially in circuitry with sequential logic.

One example where rail span collapse can cause issues is in an SRAM circuit. When an SRAM is irradiated, each time a reverse biased mosfet is struck a photocurrent is generated in the junction. These photocurrents can be compounded together which can result in more current being drawn than the voltage rails can supply. This reduction in voltage difference between the positive and negative power rails can then cause the SRAM to become more susceptible to upsets, or lose its saved state all together.

We've chosen to model voltage drop due to excessive current draw as a logistic function. This logistic function outputs a voltage drop for a given current draw as input. The image below shows an example plot of the model. Note that the x axis represents current draw and the y axis represents voltage drop.

In the above image the function is tuned such that significant voltage drop begins to occur once a current of 3mA is exceeded. When more than about 5mA is drawn the voltage source can no longer sustain the load and the voltage drop is near 1.8 volts. Given that the voltage source in this example has a nominal voltage of 1.8 volts, this means that there is near zero voltage between the positive and negative rails after 5mA.

The following equations define the behavior of the rail span




Fig. 6. Rail span collapse function. [TEMPORARY IMAGE, I JUST NEEDED A GRAPHIC]




Fig. 7. Voltage output in response to excess current draw. [TEMPORARY IMAGE, I JUST NEEDED A GRAPHIC]

collapse model:

$$V(I) = V_{nominal} - \frac{V_{nominal}}{1 + e^{-k(I-I_0)}}$$

Where I_0 , the inflection point of the logistic function, is defined as:

$$I_0 = I_{limit} - \frac{\ln\left(\frac{V_{limit}}{V_{initial}-V_{limit}}\right)}{k}$$

A detailed description of each parameter in the rail span collapse voltage source is as follows:

$V_{nominal}$ - The nominal voltage of the voltage source under normal conditions

V_{limit} - The voltage drop when a current of exactly I_{limit} is being drawn. Must be greater than zero

k - A constant for adjusting the slope of the logistic function

The below image presents an example of the response of the voltage source to a given current draw. The blue line represents current draw with the y axis representing current draw in mA. The red line represents the voltage output of the voltage source with the y axis representing voltage. The x axis for both lines represents time.

[5].

IV. TESTING, RESULTS, AND DISCUSSION

This section presents the results of preliminary tests, highlighting the system's ability to simulate radiation effects with improved accuracy. It also discusses the observed challenges and their impact on measurement accuracy [3].

A. Analysis of Non-linearities and Repeatability

This subsection investigates the sources of non-linearities in the simulation process and evaluates the system's repeatability across different test scenarios [3].

Fig. 8. Simulation results showing the transient response of a circuit under radiation exposure.

B. Generalization and Application

This subsection explores the potential for generalizing the simulation method to other types of circuits and its applicability in various fields requiring precise radiation effect simulation [3].

V. CONCLUSION AND FUTURE WORK

This paper presented an open-source radiation hardening simulator designed to simulate and analyze the effects of radiation on electronic circuits. The simulator integrates Xschem and NGSpice with custom-developed modules for fault injection, radiation effect simulation, and results analysis. The preliminary tests demonstrated the system's improved accuracy in simulating radiation effects.

In future work, we plan to further optimize the simulator and explore additional features. We aim to enhance the simulator's capability to handle more complex scenarios and to improve its user interface for better usability. Additionally, we will

investigate potential collaborations with other research projects to expand the simulator's applications and impact [3].

ACKNOWLEDGMENT

The authors would like to thank Dr. Shiuh-hua Wood Chiang for his guidance and support throughout this project. We also acknowledge the contributions of our colleagues and the funding support from [Funding Source]. Their assistance has been invaluable in the development and success of this project.

REFERENCES

- [1] F. Wrobel and F. Saigné, "Mc-oracle: A tool for predicting soft error rate," *Computer Physics Communications*, vol. 182, no. 2, p. 317–321, 2011.
- [2] J. Florian, S. Hardy, J. Retzler, and J. Bruder, "Ndro core memory simulation using radspicetm," *IEEE Transactions on Nuclear Science*, vol. NS-33, no. 6, p. 1515–1518, 1986.
- [3] G. Pepper and R. Stone, "An evaluation of the hspice/radspice circuit simulation code system," *Defence Research Establishment Ottawa Technical Note*, vol. 90-33, November 1990.
- [4] J. Kauppila, A. Sternberg, M. Alles, A. Francis, J. Holmes, O. Amusan, and L. Massengill, "A bias-dependent single-event compact model implemented into bsim4 and a 90 nm cmos process design kit," *IEEE Transactions on Nuclear Science*, vol. 56, December 2009.
- [5] L. Massengill and S. Diehl-Nagle, "Transient radiation upset simulations of cmos memory circuits," *IEEE Transactions of Nuclear Science*, vol. NS-31, December 1984.