ULA – RELATÓRIO SIMPLES

AUTOR: GUILHERME ZANINI DE AS


PRIMEIRAMENTE: TABELA DE OPERAÇÕES DA ULA

Tabela de Operações da ULA				
Funções Lógicas (modo=0)				
S(1)	S(0)	Cin	Função	Operação
0	0	0	A'	NOT A
0	0	1	B'	NOT B
0	1	0	AB	AND
0	1	1	A+B	OR
1	0	0	A⊕B	XOR
1	0	1	(AB)'	NAND
1	1	0	(A+B)'	NOR
1	1	1	(A⊕B)'	XNOR
Funções Aritméticas (modo=1)				
S(1)	S(0)	Cin	Função	Operação
0	0	0	Α	TRANS A
0	0	1	A+1	INC A
0	1	0	A+B	AeB
0	1	1	A+B+1	INC A e B
1	0	0	A+B'	A e complemento B
1	0	1	A-B	Sub B de A
1	1	0	A'+B	B e complemento de A
1	1	1	B-A	

Após saber quais as operações possíveis na Unidade Lógica e Aritmética, começaremos a construir as partes. Das menores (através da linguagem VHDL) para as maiores (por Esquemáticos).

UNIDADE LÓGICA

A UNIDADE LÓGICA NECESSITA DOS SEGUINTES COMPONENTES:



Duas entradas para seleção, sendo no caso acima, **S0** e **S1**, duas entradas **a** e **B** com bus de <u>8 bits</u> e outra entrada de seleção **SEL (D0 MULTIPLEXADOR)**, com apenas uma saída de 8 bits. Como todas as operações (já citadas na tabela) são executadas ao mesmo tempo, surge aí, a necessidade de multiplexadores para selecionar o caminho até a saída, por isso, as entradas de seleção, **S0, S1 e Sel.**

Inversor (not A e not B) em VHDL

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_WSIGNED.ALL;

entity inversor is
    Port ( E : in STD_LOGIC_VECTOR (7 downto 0);
        S : out STD_LOGIC_VECTOR (7 downto 0));
end inversor;

architecture Behavioral of inversor is

begin

S <= Not E;
end Behavioral;</pre>
```

```
library IEEE;
     use IEEE.STD LOGIC 1164.ALL;
     use IEEE.STD LOGIC ARITH.ALL;
     use IEEE.STD LOGIC UNSIGNED.ALL;
      entity BusAnd is
           Port ( A : in STD LOGIC VECTOR (7 downto 0);
                   B : in STD LOGIC VECTOR (7 downto 0);
                   S : out STD LOGIC VECTOR (7 downto 0));
      end BusAnd;
      architecture Behavioral of BusAnd is
      begin
         S<= A AND B;
      end Behavioral;
     Bus OR em VHDL
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
  entity BusOR is
       Port ( A : in STD_LOGIC_VECTOR (7 downto 0);
              B : in STD LOGIC VECTOR (7 downto 0);
               S : out STD LOGIC VECTOR (7 downto 0));
  end BusOR;
  architecture Behavioral of BusOR is
  begin
     S<= A OR B;
  end Behavioral;
     Bus XOR em VHDL
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity BusXOR is
     Port ( A : in STD_LOGIC_VECTOR (7 downto 0);
B : in STD_LOGIC_VECTOR (7 downto 0);
S : out STD_LOGIC_VECTOR (7 downto 0));
architecture Behavioral of BusXOR is
   S<= A XOR B;
end Behavioral;
```

Bus NAND em VHDL

```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity BusNand is
    Port ( A : in STD LOGIC VECTOR (7 downto 0);
           B : in STD LOGIC VECTOR (7 downto 0);
           S : out STD LOGIC VECTOR (7 downto 0));
end BusNand;
architecture Behavioral of BusNand is
begin
   S<= A NAND B;
end Behavioral;
Bus NOR em VHDL
library IEEE;
use IEEE STD LOGIC 1164 ALL:
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity BusNOR is
    Port ( A : in STD_LOGIC_VECTOR (7 downto 0);
          B : in STD_LOGIC_VECTOR (7 downto 0);
          S : out STD_LOGIC_VECTOR (7 downto 0));
end BusNOR;
architecture Behavioral of BusNOR is
begin
  S<= A NOR B;
end Behavioral;
```

Bus XNOR em VHDL

```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity BusXNOR is
    Port ( A : in STD_LOGIC_VECTOR (7 downto 0);
        B : in STD_LOGIC_VECTOR (7 downto 0);
        S : out STD_LOGIC_VECTOR (7 downto 0));
end BusXNOR;
architecture Behavioral of BusXNOR is
begin
S<= A XNOR B;
end Behavioral;</pre>
```

Pronto os componentes da Unidade faremos os multiplexadores.


```
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity mux is
    Port ( E : in STD_LOGIC_VECTOR (7 downto 0);
        D : in STD_LOGIC_VECTOR (7 downto 0);
        Sel: in STD_LOGIC;
        S : out STD_LOGIC_VECTOR (7 downto 0));
end mux;

architecture Behavioral of mux is

begin

'S<= E when sel='0' else D;
end Behavioral;</pre>
```

UNIDADE ARITMÉTICA



A UNIDADE ARITMÉTICA POSSUI AS MESMAS ENTRADAS DA UNIDADE LÓGICA. A NECESSIDADE AQUI SE VALE DE 4 SOMADORES DE 8 BITS, 2 INVERSORES, 3 MUX DE 1 BIT E 3 MUX DE 8BITS E UM COMPONENTE GND (FIO TERRA) DE 8BITS.

Somador de 8 bits.


Necessita-se de somadores de 1 bit.

```
library IEEE;
use IEEE STD LOGIC 1164 ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity somador is
    Port ( x : in STD LOGIC;
           y : in STD_LOGIC;
           cin : in STD LOGIC;
           cout : out STD LOGIC;
           s : out STD LOGIC);
end somador;
architecture Behavioral of somador is
begin
s <= (x xor y xor cin);
   cout <= (x and y) or (x and cin) or (y and cin);
end Behavioral;
```


```
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
use IEEE.STD LOGIC ARITH.ALL;
use IEEE.STD LOGIC UNSIGNED.ALL;
entity somador8bits is
    Port (busX: in STD_LOGIC_VECTOR (7 downto 0);
           busY : in STD LOGIC VECTOR (7 downto 0);
           Cin : in STD LOGIC;
           busS : out STD LOGIC VECTOR (7 downto 0);
           overflow : out STD LOGIC);
end somador8bits;
architecture Behavioral of somador8bits is
   COMPONENT somador
   PORT (
      X : IN std logic;
      Y : IN std logic;
      Cin : IN std logic;
      S : OUT std logic;
      Cout : OUT std logic
      );
   END COMPONENT;
   SIGNAL CO : std logic;
   SIGNAL C1 : std logic;
   SIGNAL C2 : std logic;
   SIGNAL C3 : std logic;
   SIGNAL C4 : std logic;
   SIGNAL C5 : std logic;
   SIGNAL C6 : std_logic;
   SIGNAL C7 : std logic;
begin
   b0: somador PORT MAP(
      X \Rightarrow busX(0),
      Y => busY(0),
      Cin => Cin,
      S \implies busS(0),
      Cout => C0
   );
   b1: somador PORT MAP(
      X \Rightarrow busX(1),
      Y => busY(1),
      Cin => C0,
      S \Rightarrow busS(1),
      Cout => C1
```

```
b2: somador PORT MAP(
      X \Rightarrow busX(2),
      Y \Rightarrow busY(2),
      Cin => C1,
      S \Rightarrow busS(2),
      Cout => C2
  );
  b3: somador PORT MAP(
      X \Rightarrow busX(3),
      Y \Rightarrow busY(3),
      Cin => C2,
      S \Rightarrow busS(3),
      Cout => C3
  );
  b4: somador PORT MAP(
      X \Rightarrow busX(4),
      Y => busY(4),
      Cin => C3,
      S \Rightarrow busS(4),
      Cout => C4
  );
  b5: somador PORT MAP(
      X \Rightarrow busX(5),
      Y \Rightarrow busY(5),
      Cin => C4,
      S \Rightarrow busS(5),
      Cout => C5
   );
   b6: somador PORT MAP(
       X \Rightarrow busX(6),
       Y \Rightarrow busY(6),
       Cin => C5,
       S \Rightarrow busS(6),
       Cout => C6
   );
   b7: somador PORT MAP(
       X \Rightarrow busX(7),
       Y \Rightarrow busY(7),
       Cin => C6,
       S \Rightarrow busS(7),
       Cout => C7
   );
   overflow <= C6 XOR C7;
end Behavioral;
```

PRONTO, MONTAREMOS O ESQUEMATICO DA **ULA**, COM A **UL** E A **UA**. E LOGO APÓS FAREMOS O TESTE PARA AVERIGUAR SE ESTÁ CORRETO.



OS TESTE FORAM FEITOS EM "TEST BENCH WAVE FORM", E PARA MELHOR VISUALIZAÇÃO UTILIZEI NÚMEROS BINÁRIOS.



PRONTO.

SAIU O SEGUINTE RESULTADO:

