

# UNIVERSITY OF PISA

Master in Computer Engineering Project for Electronic Systems

# Perceptron

Author:

Jacopo Carlon 587412

 $\begin{array}{c} {\rm Academic\ year} \\ 2022/2023 \end{array}$ 

# Contents

1	Intr	roduction		
	1.1	Specification		
	1.2	Circuit Employments		
2	Arc	hitecture		
	2.1	Sum-Product		
	2.2	Activation Function		
	2.3	Other optimizations		
	2.4	Timing and inputs		
3	VHDL code			
	3.1	Entity List		
	3.2	Perceptor : code		
	3.3	Test Bench: code		
4	Verification and Testing 23			
	4.1	Test-Bench output example		
	4.2	Expanding the Test-Bench		
5	Synthesis and Implementation 25			
	5.1	Vivado design flow		
	5.2	RTL		
	5.3	RTL Elaboration		
	5.4	Synthesis and Implementation		
	5.5	Trubleshooting and warnings		
6	Vivado Results 28			
	6.1	Critical Path		
	6.2	Timing Report		
	6.3	Utilization Report		
	6.4	Power Report		
7	Fina	al Considerations 31		
	7 1	VIVADO results analysis 31		

# 1 Introduction

### 1.1 Specification

It is requested to design a perceptron which takes  $N_{IN}=10$  inputs  $x_n$  represented with  $b_x=8$  bits. The network will carry out products between  $x_n$  and generic coefficients  $w_n$ , adding to the result a bias b.  $w_n$  and b are represented with  $b_w=9$  bits.

 $x_n, w_n$  and b shall be considered in range [-1, 1] using fixed point arithmetic.

This means that the inputs will have 2 bits for the integer part and 6 (for  $x_n$ ) or 7 ( for  $w_n$  and b ) bits for the fractionary part.

The output y of the system shall be represented with  $b_y = 16$  bits, truncating the least significant bits.




Figure 1: Perceptron

The activation function of the perceptron shall be the one represented in the next figure:




Figure 2: Activation Function

In the design used for Vivado implementation there will be registers catching all the inputs at  $rising\_edge(clk)$ , the operations will be evaluated in a combinatory manner, and the output will be assigned to the output-register at the following  $rising\_edge(clk)$ .




Figure 3: Perceptron Interface

#### 1.2 Circuit Employments

A Perceptron, in Deep Learning, is a neural network link that contains computations to track features and use Artificial Intelligence in the input data. These artificial neurons are obtained using simple logic gates with binary outputs.

The perceptron is equivalent to an artificial neuron, which invokes the mathematical function and has node, input, weights, and output equivalent to the cell nucleus, dendrites, synapse, and axon, respectively, compared to a biological neuron.

In 1957 Frank Rosenblatt proposed a Perceptron learning rule based on the original MCP neuron.

A Perceptron is an algorithm for supervised learning of binary classifiers.

This algorithm enables neurons to learn and process elements in the training set one at a time.

This perceptron (and a combination of) can be used as an accelerator to improve neural network performances (e.g. during training phase).




Figure 4: Perceptron Idea

#### 2 Architecture

This implementation of the perceptron is obtained by having one main block process, used to assign default values to all the registers at the *asynchronous reset*, and to assign input values to the input-registers at  $rising\_edge(clk)$ . This main block also receives from the combinatory logic the elaborated y value in 16 bits, and assigns it to the output register at  $rising\_edge(clk)$ .

Other than the main logic, there is a big combinatory part used to implement the product of  $x_j$ ,  $w_j$  for the j inputs, adding them together and adding the bias b. From this prod-sum, the final output is generated by further combinatory logic, which implements the activation-function.

#### 2.1 Sum-Product

Since we have inputs  $x_i$  in 8 bits (2 int & 6 fract) and weights  $w_i$  (2 int & 7 fract), and since they are to be considered *signed* (they range in [-1, 1]), each product result should be *signed* in 17 bits (4 int & 13 fract).

We also need to add -once- the bias (2 int & 7 fract), which would need to be expanded -with sign- to 18 bits at the least. The overall result "sp\_res" of these 11 sums would be in 4 more bits to a total of 21 bits (8 int & 13 fract).

However, this size is not necessary! We know that all inputs are in [-1,1], therefore all products will be in [-1,1] and the sum will be in [-11, +11]. Since we do not want to lose accuracy, and since we need to keep in mind that these are *signed* values, we can represent  $sp\_res$  in just 18 bits, 5 for the integer part and 13 for the fractionary part.

This is because we know that the [-11, +11] range in binary will be like [10101, 01011]

In order to implement the operations so far described, we expand-with-sign all products to 18 bits (5 int & 13 fract) and sum them without any fear of overflowings.

#### 2.2 Activation Function

The function is to be read as follows: if  $sp\_res$  is less than -2, return 0;

- if  $sp\_res$  is less than -2, return 0;
- if sp res is greater than 2, return 1;
- else: map the values from [-2,2] to y [0,1] on a straight line.

It must be noted that, since the output will be in 16 bits, it will have 3 of integer part and 13 bits of fractionary part (we are required to truncate -during the division-). The output will therefore be in one of three forms: 00-0-.00...00, 00-1-.00...00 or 00-0-.XX...XX, which means the output will always be positive!

To implement the comparison we simply do a comparison with sign. To implement the tilted-line part, however, we need some more considerations.

We could implement the function y = x/2 + 1/2, or the function  $\mathbf{y} = (\mathbf{x} + \mathbf{2})/4$ . Considering that we enter the -else- block only if  $sp\_res$  is in [-2,2], in order to get rid of the heavy signed property, I will firstly add 2, (represented in 5 int & 13 fract). By doing so I'll obtain positive number " $sp\_plus\_two$ " (5 int & 13 fract) which will be in range [0, 4] and therefore will be in the form  $\mathbf{00XXX}$ .fract 13.

The following operation of division by 4 could easily be implemented by a double shift to the right (padding the left with 0 since we have positive numbers is not a problem).

This would give us a value in the form  $SS00X.XXfract\_11$  (5 int \$ 13 fract) with S==0, and we would need to later reduce it to  $\mathbf{00X.XXfract\_11}$  (3 int \$ 13 fract) for the output in 16 bits.

However, we can optimize this even more!

The final result can easily be achieved by simply extracting from  $sp\_plus\_two$  only 16 bits starting from the most significant bit (the leftmost one).

[Note that this elegant solution is so easily implementable because we know that the value is positive after adding 2!

This is the true reason for the above choice of function to implement.

## 2.3 Other optimizations

After the first synthesis I noted that Vivado was implementing the sum of partial-products as a chain sum (cascading sum) which inevitably was causing delays in the generation of the final value.

In order to avoid such problems, I have manually rewritten the sum operations in the **structure of a balanced binary tree**.

This approach needed more signals (for the partial sum-prods), but reduced the sum portion of the combinatory part from 10 to **only 4 logic levels**, therefore allowing to decrease the minimum clock period (==increase the maximum clock frequency).

This also uses exactly the same number of adders, so no costs were added to this re-organization!

#### 2.4 Timing and inputs

Since the time theoretically required to generate the output from given inputs is only due to the combinatory logic part, the timing is formalized as follows: -  $@rising\_edge(clk)[t]$  inputs[j] are saved, current output is stabilized and kept - output[j] is elaborated -  $@rising\_edge(clk)[t+1]$  inputs[j+1] are saved, output[j] is stabilized and kept

This means that, as long as all inputs are "as expected" (in range [-1,1] in 2-bits-int & 6|7-bits-fract), the Perceptron will be **sensible to inputs only at rising\_edge(clk)[t]**, and the output of these inputs is **assured to be correct (exactly and only) at the following rising\_edge(clk)[t+1]**.

Should inputs not be in the correct range, then the behaviour is N.D.:

Depending on the value (and sign!!!) of  $sp\_res$ , the output could exchange 0 for 1, or mistakenly fall in the "else".

### 3 VHDL code

In this section it is shown and commented the VHDL code used to design the Perceptron. The test bench (TB) source is reported here with a brief description, however its logic is analysed in the section dedicated to the verification approach.

#### 3.1 Entity List

Due to the extreme simple nature of the component, only a single VHDL entity was implemented:

• Perceptron

#### 3.2 Perceptor : code

The following code shows a main process sensible to (asynchronous) reset and clock. The main process has a number of registers corresponding to the 21 inputs, and a register for the output y. The architecture also has a considerable combinational logic part, which works as described above, in order to calculate all the products and sums, and in order to implement the activation function of the Perceptron.

```
2 library IEEE;
3 use IEEE.std_logic_1164.all;
  use IEEE.numeric_std.all;
  use IEEE.std_logic_unsigned.all;
  entity Perceptron is
      port(
                         : in std_logic;
          clk
9
                         : in std_logic; -- active low
          resetn
           -- input values xi 8 bit, fpv, in [-1, 1]
                       std_logic_vector(8 - 1 downto 0);
          x0:
                   in
13
                       std_logic_vector(8 - 1 downto 0);
14
          x1:
          x2:
                   in
                       std_logic_vector(8 - 1 downto 0);
                       std_logic_vector(8 - 1 downto 0);
          x3:
          x4:
                       std_logic_vector(8 - 1 downto 0);
                   in
17
          x5:
                       std_logic_vector(8 - 1 downto 0);
                   in
18
                       std_logic_vector(8 - 1 downto 0);
19
          x6:
                   in
          x7:
                   in
                       std_logic_vector(8 - 1 downto 0);
20
                       std_logic_vector(8 - 1 downto 0);
21
          x8:
                   in
          x9:
                       std_logic_vector(8 - 1 downto 0);
22
```

```
-- input weights wi 9 bit, fpv, [-1, 1]
23
                        std_logic_vector(9 - 1 downto 0);
           w0:
                   in
24
                        std_logic_vector(9 - 1 downto 0);
           w1:
25
           w2:
                        std_logic_vector(9 - 1 downto 0);
                   in
26
                        std_logic_vector(9 - 1 downto 0);
           w3:
                   in
                       std_logic_vector(9 - 1 downto 0);
           w4:
                   in
28
           w5:
                        std_logic_vector(9 - 1 downto 0);
                   in
          w6:
                   in
                       std_logic_vector(9 - 1 downto 0);
30
                       std_logic_vector(9 - 1 downto 0);
           w7:
                   in
           w8:
                   in
                        std_logic_vector(9 - 1 downto 0);
32
33
           w9:
                   in
                        std_logic_vector(9 - 1 downto 0);
           -- input bias b, 9 bit, fpv, [-1, 1]
34
                       std_logic_vector(9 - 1 downto 0);
                   in
35
           -- output y, 16 bit, fpv, [-1, 1]
36
                   out std_logic_vector(16 - 1 downto 0)
37
          у:
38
39
  end Perceptron;
40
41
      /**/ /**/ /**/
42
  architecture J_perceptron of Perceptron is
43
      -- "registers" input
           signal reg_x0
                                :
                                     std_logic_vector(8 - 1 downto 0);
45
                                     std_logic_vector(8 - 1 downto 0);
           signal reg_x1
46
                                     std_logic_vector(8 - 1 downto 0);
           signal reg_x2
                                :
47
                                     std_logic_vector(8 - 1 downto 0);
           signal reg_x3
                                :
           signal reg_x4
                                :
                                     std_logic_vector(8 - 1 downto 0);
49
           signal reg_x5
                                     std_logic_vector(8 - 1 downto 0);
50
                                     std_logic_vector(8 - 1 downto 0);
           signal reg_x6
                                :
51
           signal reg_x7
                                     std_logic_vector(8 - 1 downto 0);
52
                                     std_logic_vector(8 - 1 downto 0);
           signal reg_x8
                                :
           signal reg_x9
                                :
                                     std_logic_vector(8 - 1 downto 0);
54
           signal reg_w0
                                :
                                     std_logic_vector(9 - 1 downto 0);
           signal reg_w1
                                     std_logic_vector(9 - 1 downto 0);
56
                                     std_logic_vector(9 - 1 downto 0);
           signal reg_w2
                                     std_logic_vector(9 - 1 downto 0);
           signal reg_w3
                                :
58
                                     std_logic_vector(9 - 1 downto 0);
           signal reg_w4
59
                                     std_logic_vector(9 - 1 downto 0);
           signal reg_w5
                                :
60
                                     std_logic_vector(9 - 1 downto 0);
           signal reg_w6
           signal reg_w7
                                :
                                     std_logic_vector(9 - 1 downto 0);
62
                                     std_logic_vector(9 - 1 downto 0);
           signal reg_w8
63
                                     std_logic_vector(9 - 1 downto 0);
           signal reg_w9
                                :
64
                                     std_logic_vector(9 - 1 downto 0);
           signal reg_bias
          "register" output
66
           -- S
                  reg out :
                                    std_logic_vector(16 - 1 downto 0);
           signal reg_y
68
```

```
69
       -- sum-prod of 2int + 6|7 fract -> 17 = 4 int 13 fract in [-1,1]
70
       -- sum 11 of these -> 21 = 8 int 13 fract in [-11,11]
71
       -- ->>> 5 int 13 fract suffice to avoid OF, -> all in 18 bits 5
72
      int 13 fract
           signal esp_bias
                                 :
                                     std_logic_vector(18 - 1 downto 0);
73
                                     std_logic_vector(18 - 1 downto 0);
           signal prod_0
74
           signal prod_1
                                 :
                                     std_logic_vector(18 - 1 downto 0);
                                     std_logic_vector(18 - 1 downto 0);
           signal prod_2
                                 :
76
           signal prod_3
                                     std_logic_vector(18 - 1 downto 0);
77
                                 :
           signal prod_4
                                 :
                                     std_logic_vector(18 - 1 downto 0);
           signal prod_5
                                     std_logic_vector(18 - 1 downto 0);
                                 :
79
                                     std_logic_vector(18 - 1 downto 0);
           signal prod_6
                                 :
80
                                     std_logic_vector(18 - 1 downto 0);
           signal prod_7
                                 :
81
           signal prod_8
                                     std_logic_vector(18 - 1 downto 0);
82
                                 :
           signal prod_9
                                     std_logic_vector(18 - 1 downto 0);
83
84
           signal sum_0to1
                                     std_logic_vector(18 - 1 downto 0);
                                 :
85
      -- group 2
                                     std_logic_vector(18 - 1 downto 0);
           signal sum_2to3
      -- group 2
           signal
                  sum_4to5
                                     std_logic_vector(18 - 1 downto 0);
      -- group 2
                                     std_logic_vector(18 - 1 downto 0);
           signal
                  sum_6to7
88
      -- group 2
                                     std_logic_vector(18 - 1 downto 0);
89
           signal
                  sum_8to9
                                 :
      -- group 2
           signal sum_Oto3
                                     std_logic_vector(18 - 1 downto 0);
      -- group 4
                                     std_logic_vector(18 - 1 downto 0);
           signal sum_4to7
91
      -- group 4
           signal sum_8to9_bs
                                 :
                                     std_logic_vector(18 - 1 downto 0);
92
      -- group 3
           signal sum_Oto7
                                     std_logic_vector(18 - 1 downto 0);
93
      -- group 8
94
                                     -- [ "-11" , "+11" ], 5 int 13 fract
           -- sum_product_result
95
           signal sp_res:
                                     std_logic_vector(18 - 1 downto 0);
96
           signal sp_plus_two:
                                     std_logic_vector(18 - 1 downto 0);
           signal cut_sp_plus_two:
                                    std_logic_vector(16 - 1 downto 0);
98
                                     -- [ "-1" , "+1" ], 5 int 13 fract
           -- filter output _y_
100
           signal value_to_out:
                                     std_logic_vector(16 - 1 downto 0);
           signal af_out:
                                     std_logic_vector(16 - 1 downto 0);
102
       -- end signals
104
```

```
-- begin constants
106
107
        "0123456789 ABCDEF01 "2345678"
108
           -- 18 bits : 5 int 13 fract :
           constant DUE_POS_18bit : std_logic_vector(18 - 1 downto 0)
109
      := "00010000000000000";
           constant DUE_NEG_18bit
                                   : std_logic_vector(18 - 1 downto 0)
110
      := "111100000000000000";
                                    : std_logic_vector(18 - 1 downto 0)
           constant UN_MEZ_18bit
111
      := "00000100000000000";
           -- 16 bits : 3 int 13 fract
112
           constant ZERO_16b
                                     : std_logic_vector(16 - 1 downto 0)
113
      := ( others => '0')
                                      0
           constant PUNO_16b
                                 : std_logic_vector(16 - 1 downto 0)
114
      := ("00100000000000"); -- +1
115
         "0123456789ABCDEF"012345678"
       -- end constants
116
117
       -- architecture description [begin, end)
118
119
       -- architecture begin
       begin --J_perceptron
120
                                (
           mainBlock: process
                                     clk,
                                     resetn
122
                                )
123
           begin
124
               -- handle @resetn==0
               if ( resetn = '0' ) then
126
                   -- all inputs are considered 0
127
                                <= (others => '0');
                   reg_x0
128
                                <= (others => '0')
                   reg_x1
129
                   reg_x2
                                <= (others => '0');
130
                                <= (others => '0');
131
                   reg_x3
                                <= (others => '0');
                   reg_x4
132
                                <= (others => '0')
                   reg_x5
133
                                <= (others => '0');
                   reg_x6
                   reg_x7
                                <= (others => '0');
135
                                <= (others => '0')
                   reg_x8
                   reg_x9
                                <= (others => '0')
137
                                <= (others => '0');
                   reg_w0
                                <= (others => '0');
                   reg_w1
139
                                <= (others => '0');
                   reg_w2
140
                   reg_w3
                                <= (others => '0')
141
                                <= (others => '0');
142
                   reg_w4
                                <= (others => '0');
                   reg_w5
143
```

```
<= (others => '0');
                    reg_w6
144
                                 <= (others => '0')
                    reg_w7
145
                                 <= (others => '0')
                    reg_w8
146
                                 <= (others => '0');
                    reg_w9
147
                    -- bias
                                 <= (others => '0');
                    reg_bias
149
                    -- s reg uscita:
                    -- output default 0
151
                                 <= (others => '0');
                    reg_y
                elsif ( rising_edge(clk) ) then
153
                    -- acquire input (8 or 9 bit)
                    reg_x0
                                 <=
                                    (x0)
155
                                 <=
                                      (x1)
                    reg_x1
                                 <=
                                     (x2)
                    reg_x2
157
                                     (x3)
                    reg_x3
                                 <=
158
                                 <=
                                      (x4)
159
                    reg_x4
160
                    reg_x5
                                 <=
                                      (x5)
                                 <=
                                      (x6)
                    reg_x6
161
                                      (x7)
                                 <=
                    reg_x7
162
                                      ( x8 )
                                 <=
163
                    reg_x8
                                 <=
                                      (x9)
164
                    reg_x9
                                      ( w0 )
                    reg_w0
                                 <=
                    reg_w1
                                 <=
                                      (w1)
166
                                 <=
                                      (w2)
                    reg_w2
                                                  ;
                                 <=
                                      (w3)
                    reg_w3
168
                                      (w4)
                                 <=
                    reg_w4
                                 <=
                                      (w5)
                    reg_w5
170
                    reg_w6
                                 <=
                                      (w6)
                                 <=
                                      (w7)
                    reg_w7
172
                                 <=
                                      ( w8 )
                    reg_w8
173
                                 <=
                                      (w9)
                    reg_w9
174
                                      ( b
175
                    reg_bias
                                 <=
                    -- s reg uscita:
176
177
                    reg_y
                                 <=
                                     af_out
                end if;
178
           end process mainBlock;
179
180
           -- s reg uscita:
181
           y <= reg_y ;
183
                        <= std_logic_vector( to_signed ( to_integer(</pre>
           prod_0
      signed(reg_x0)) * to_integer(signed(reg_w0)) ) , 18 ) );
                        <= std_logic_vector( to_signed ( to_integer(</pre>
           prod_1
      signed(reg_x1)) * to_integer(signed(reg_w1)) ) , 18 ) );
                        <= std_logic_vector( to_signed ( ( to_integer(</pre>
           prod_2
      signed(reg_x2)) * to_integer(signed(reg_w2)) ) , 18 ) );
```

```
<= std_logic_vector( to_signed ( to_integer(</pre>
           prod_3
187
      signed(reg_x3)) * to_integer(signed(reg_w3)) ) , 18 ) );
                       <= std_logic_vector( to_signed ( ( to_integer(</pre>
           prod_4
188
      signed(reg_x4)) * to_integer(signed(reg_w4)) ) , 18 ) );
                       <= std_logic_vector( to_signed ( to_integer(</pre>
           prod_5
      signed(reg_x5)) * to_integer(signed(reg_w5)) ) , 18 ) );
           prod_6
                        <= std_logic_vector( to_signed ( to_integer(</pre>
190
      signed(reg_x6)) * to_integer(signed(reg_w6)) ) , 18 ) );
                        <= std_logic_vector( to_signed ( to_integer(</pre>
           prod_7
191
      signed(reg_x7)) * to_integer(signed(reg_w7)) ) , 18 ) );
           prod_8
                       <= std_logic_vector( to_signed ( ( to_integer(</pre>
      signed(reg_x8)) * to_integer(signed(reg_w8)) ) , 18 ) );
                       <= std_logic_vector( to_signed ( to_integer(</pre>
193
      signed(reg_x9)) * to_integer(signed(reg_w9)) ) , 18 ) );
194
           -- reg_bias is signed 9 bit, signed expand to 18 bit
195
196
           esp_bias
                     <= ( reg_bias(9-1) & reg_bias(9-1) & reg_bias</pre>
      (9-1) \& reg_bias(9-1) \& reg_bias(9-1) \& reg_bias(9-1) \& reg_bias
      (9-1) & reg_bias(9-1) & reg_bias(9-1) & reg_bias );
197
           -- from considerations above, 5 int 13 fract enough to not
198
      worry for OF,
           -- sum in BALANCED BINARY TREE
199
                            <= ( prod_0 + prod_1 ) ;
           sum_Oto1
                                                           -- group 2
                            <= ( prod_2 + prod_3 ) ;
           sum_2to3
                                                           -- group 2
201
           sum_4to5
                            <= ( prod_4 + prod_5 );
                                                          -- group 2
                            <= ( prod_6 + prod_7 );
           sum_6to7
                                                          -- group 2
203
           sum_8to9
                            <= ( prod_8 + prod_9 );
                                                           -- group 2
205
           sum_Oto3
                            <= (sum_0to1 + sum_2to3); -- group 4
                            \leq ( sum_4to5 + sum_6to7 ); -- group 4
           sum_4to7
207
           sum_8to9_bs
                            <= ( sum_8to9 + esp_bias ) ; -- group 3
208
209
           sum_Oto7
                            <= ( sum_0to3 + sum_4to7 ); -- group 8
210
211
           sp_res <= (sum_0to7 + sum_8to9_bs);
212
           -- non balanced sum (sequential):
213
           -- sp_res <= ( prod_0 + prod_1 + prod_2 + prod_3 + prod_4 +
214
       prod_5 + prod_6 + prod_7 + prod_8 + prod_9 + esp_bias);
           -- !!! OUT_DECISOR !!!
           -- let sp_res = x
217
           -- _ if x > 2, 1
           -- _ if x <2, 0
219
           -- else : [ (x+2)/4 ] ==
                                          [(x/2) + 1/2]
           -- from given, note : x+2 GEO && x+2 AEO
221
```

```
-- sp_plus_two :
                                      00XXX.fract_13,
222
           -- after shift :
                                      SS00X.XXfract_11
223
           -- reduce to 16 bit :
                                     00X.XXfract_11
224
           -- i will just cut after addition and all is good
225
           sp_plus_two <= sp_res + DUE_POS_18bit;</pre>
227
           cut_sp_plus_two <= ( sp_plus_two((18-1) downto 2 ) );</pre>
229
           -- no reg uscita :
                       PUNO_16b when ( signed(sp_res) > signed(
           -- y <=
231
      DUE_POS_18bit) ) else
                        ZERO_16b when ( signed(sp_res) < signed(</pre>
      DUE_NEG_18bit) ) else
                        cut_sp_plus_two ;
234
235
                   reg uscita :
                        PUNO_16b when ( signed(sp_res) > signed(
236
           af_out <=
      DUE_POS_18bit) ) else
                         ZERO_16b when ( signed(sp_res) < signed(</pre>
237
      DUE_NEG_18bit) ) else
238
                         cut_sp_plus_two ;
239
       -- (end architecture J_perceptron)
240
       end J_perceptron;
```

#### 3.3 Test Bench: code

The test bench (TB) structure will be better described in the next section; however, it is important to notice that it has been organized in order to behave like ordinary procedural code. The TB initializes an instance of the Perceptron, then monitors its output to verify that it behaves consistently with the specifications, adjourning the "fail" signal if any problem occurs.

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
use IEEE.std_logic_unsigned.all;

entity Perceptron_tb is
end Perceptron_tb;

architecture tb of Perceptron_tb is
    constant CLK_PERIOD : time := 400 ns;
constant THREE_QUARTERS_PERIOD : time := 300 ns;
```

```
: std_logic_vector(15 - 1 downto 0)
     constant ZERO_15b
     others => '0') ;-- 0
      constant ZERO_6b
                            : std_logic_vector(6 - 1 downto 0)
                                                                   := (
14
     others => '0') ;-- 0
                             -- per 7f
      constant ZERO_7b
                            : std_logic_vector(7 - 1 downto 0)
     others => '0') ;-- 0
                             -- per 6f
      constant UNO_15b
                            : std_logic_vector(15 - 1 downto 0)
     others => '1') ;-- 1
                            : std_logic_vector(6 - 1 downto 0)
      constant UNO_6b
     others => '1') ;-- 1
                             -- per 7f
      constant UNO_7b
                            : std_logic_vector(7 - 1 downto 0)
                                                                   := (
     others => '1') ;-- 1
                             -- per 6f
      constant PUNO_30b_7f
                           : std_logic_vector(30 - 1 downto 0)
20
      ZERO_15b & ZERO_6b & "010000000" ); -- +1
      constant PHLF_30b_7f
                           : std_logic_vector(30 - 1 downto 0)
21
      ZERO_15b & ZERO_6b & "001000000" ); -- +0.5
      constant PQRT_30b_7f : std_logic_vector(30 - 1 downto 0)
22
      ZERO_15b & ZERO_6b & "000100000" ); -- +0.25
      constant NQRT_30b_7f : std_logic_vector(30 - 1 downto 0)
      UNO_15b & UNO_6b & "111100000" ); -- -0.25
      constant NHLF_30b_7f : std_logic_vector(30 - 1 downto 0)
24
      UNO_15b & UNO_6b & "111000000" ); -- -0.5
      constant NUNO_30b_7f : std_logic_vector(30 - 1 downto 0)
                                                                   := (
      UNO_15b & UNO_6b & "110000000"); -- -1
26
     constant PUNO_30b_6f : std_logic_vector(30 - 1 downto 0)
                                                                   :=
27
     ( ZERO_15b & ZERO_7b & "01000000" ); -- +1
     constant PHLF_30b_6f : std_logic_vector(30 - 1 downto 0)
                                                                   :=
     ( ZERO_15b & ZERO_7b & "00100000" ); -- +0.5
     constant PQRT_30b_6f : std_logic_vector(30 - 1 downto 0)
                                                                  :=
29
     ( ZERO_15b & ZERO_7b & "00010000" ); -- +0.25
     constant NQRT_30b_6f : std_logic_vector(30 - 1 downto 0)
30
     ( UNO_15b & UNO_7b & "11110000" ); -- -0.25
     constant NHLF_30b_6f : std_logic_vector(30 - 1 downto 0)
                                                                   :=
     ( UNO_15b & UNO_7b & "11100000" ); -- -0.5
     constant NUNO_30b_6f : std_logic_vector(30 - 1 downto 0)
                                                                   :=
32
     ( UNO_15b & UNO_7b & "11000000" ); -- -1
33
                            : std_logic_vector(30 - 1 downto 0)
      constant ZERO_30b
                                                                  := (
34
     others => '0' ) ;-- 0
35
      -- y ha 13 fract e 3 interi, ed
                                        in [0, 1]
      -- il +1 sarebbe 001_000_000_000_0
37
                           : std_logic_vector(16 - 1 downto 0)
      constant ZERO_16b
     others => '0') ;-- 0
```

```
constant PUNO_16b
                          : std_logic_vector(16 - 1 downto 0)
     "00100000000000"); -- +1
      constant PHLF_16b
                            : std_logic_vector(16 - 1 downto 0)
                                                                      := (
40
     "000100000000000");-- 0
42
      component Perceptron
43
          port(
44
                       : in std_logic;
               clk
                       : in std_logic; -- active low
46
              resetn
47
               -- input xi a 8 bit, in virgola fissa, tra -1 e 1
              x0
                       : in
                             std_logic_vector(8 - 1 downto 0);
48
                              std_logic_vector(8 - 1 downto 0);
               x1
                       : in
49
                              std_logic_vector(8 - 1 downto 0);
              x2
                       : in
50
              x3
                       : in
                              std_logic_vector(8 - 1 downto 0);
51
                             std_logic_vector(8 - 1 downto 0);
              x4
52
                       : in
53
               x5
                       : in
                             std_logic_vector(8 - 1 downto 0);
              x6
                       : in
                              std_logic_vector(8 - 1 downto 0);
54
              x7
                       : in
                              std_logic_vector(8 - 1 downto 0);
                              std_logic_vector(8 - 1 downto 0);
              x8
                       : in
56
                              std_logic_vector(8 - 1 downto 0);
57
              x9
                       : in
               -- input weights wi a 9 bit, in virgola fissa, tra -1 e
     1
               wΟ
                              std_logic_vector(9 - 1 downto 0);
                       : in
                              std_logic_vector(9 - 1 downto 0);
               w 1
                       : in
60
               w2
                       : in
                              std_logic_vector(9 - 1 downto 0);
61
               wЗ
                       : in
                              std_logic_vector(9 - 1 downto 0);
62
               w4
                       : in
                              std_logic_vector(9 - 1 downto 0);
               w5
                       : in
                              std_logic_vector(9 - 1 downto 0);
64
               w6
                       : in
                              std_logic_vector(9 - 1 downto 0);
65
               w7
                             std_logic_vector(9 - 1 downto 0);
                       : in
66
               8w
                       : in
                             std_logic_vector(9 - 1 downto 0);
67
               w9
                             std_logic_vector(9 - 1 downto 0);
68
                       : in
69
               -- input bias a 9 bit, in virgola fissa, tra -1 e 1
                       : in
                              std_logic_vector(9 - 1 downto 0);
              b
70
                  output [-1, 1]
71
                       : out std_logic_vector(16 - 1 downto 0)
          );
73
      end component;
      -- control signals
      -- timings signals
77
      signal clk_tb
                       : std_logic
                                        := '0';
      signal resetn_tb: std_logic
                                        := '0';
79
      -- test estimators
      signal success : std_logic
                                        := '0';
81
```

```
signal fail : std_logic
                                        := '0';
       signal pass_input: std_logic
83
      signal testing : boolean := true;
84
       -- mi preparo tutti i registri a O
85
       -- input vals
                               std_logic_vector(30 - 1 downto 0)
      signal tb_reg_x0
                           :
87
      others => '0' );
                               std_logic_vector(30 - 1 downto 0)
      signal tb_reg_x1
88
      others => '0' );
                               std_logic_vector(30 - 1 downto 0)
      signal tb_reg_x2
                                                                     := (
89
      others => '0' );
      signal tb_reg_x3
                               std_logic_vector(30 - 1 downto 0)
90
      others => '0' );
                               std_logic_vector(30 - 1 downto 0)
      signal tb_reg_x4
91
                           :
      others => '0' );
                               std_logic_vector(30 - 1 downto 0)
      signal tb_reg_x5
                                                                     := (
92
      others => '0' );
                               std_logic_vector(30 - 1 downto 0)
      signal tb_reg_x6
                                                                     := (
93
      others => '0' );
      signal tb_reg_x7
                               std_logic_vector(30 - 1 downto 0)
                                                                     := (
      others => '0' );
      signal tb_reg_x8
                               std_logic_vector(30 - 1 downto 0)
                                                                     := (
      others => '0' );
      signal tb_reg_x9
                               std_logic_vector(30 - 1 downto 0)
                                                                     := (
      others => '0' );
97
      -- input weights
      signal tb_reg_w0
                               std_logic_vector(30 - 1 downto 0)
98
      others => '0' );
                               std_logic_vector(30 - 1 downto 0)
      signal tb_reg_w1
99
      others => '0' );
                               std_logic_vector(30 - 1 downto 0)
      signal tb_reg_w2
                                                                     := (
100
      others => '0' );
      signal tb_reg_w3
                               std_logic_vector(30 - 1 downto 0)
                                                                     := (
      others => '0' );
                               std_logic_vector(30 - 1 downto 0)
      signal tb_reg_w4
                                                                     := (
      others => '0' );
                               std_logic_vector(30 - 1 downto 0)
      signal tb_reg_w5
103
      others => '0' );
      signal tb_reg_w6
                               std_logic_vector(30 - 1 downto 0)
                                                                     := (
      others => '0' );
                               std_logic_vector(30 - 1 downto 0)
      signal tb_reg_w7
                                                                     := (
      others => '0' );
      signal tb_reg_w8
                               std_logic_vector(30 - 1 downto 0)
      others => '0' );
                               std_logic_vector(30 - 1 downto 0)
      signal tb_reg_w9
                                                                     := (
      others => '0' );
```

```
-- input system bias
       signal tb_reg_bias
                                 std_logic_vector(30 - 1 downto 0)
                                                                        := (
109
      others => '0' );
       -- output filtered result
110
       signal tbs_y_rcv
                            :
                                 std_logic_vector(16 - 1 downto 0)
                                                                        := (
      others => '0' );
       -- end signals
112
113
       -- begin testing
114
115
       begin
           clk_tb <= not clk_tb after CLK_PERIOD / 2 when testing else</pre>
      00:
           -- attach device to test (device under test)
           dut : Perceptron
118
           port map(
119
120
               clk
                            =>
                                 clk_tb,
121
               resetn
                            =>
                                 resetn_tb,
                            =>
                                 tb_reg_x0( 8-1 downto 0 ) ,
               x0
                                tb_reg_x1( 8-1 downto 0 ) ,
                            =>
123
               x1
                                tb_reg_x2( 8-1 downto 0 )
               x2
                            =>
                                tb_reg_x3( 8-1 downto 0 )
                            =>
125
               x3
                                tb_reg_x4( 8-1 downto 0 ) ,
126
               x4
                            =>
               x5
                            =>
                                tb_reg_x5( 8-1 downto 0 ) ,
127
                                tb_reg_x6( 8-1 downto 0 ) ,
                            =>
               x6
                                tb_reg_x7( 8-1 downto 0 ) ,
               x7
                            =>
129
                            =>
                                tb_reg_x8( 8-1 downto 0 ) ,
               8x
               x9
                            =>
                                tb_reg_x9(8-1 downto 0),
131
                                tb_reg_w0( 9-1 downto 0 )
               w0
                            =>
               w 1
                            =>
                                tb_reg_w1( 9-1 downto 0 ) ,
133
               w2
                            =>
                                tb_reg_w2( 9-1 downto 0 ) ,
               wЗ
                            =>
                                tb_reg_w3( 9-1 downto 0 ) ,
135
                                tb_reg_w4( 9-1 downto 0 ) ,
136
               w4
                            =>
               w5
                            =>
                                tb_reg_w5( 9-1 downto 0 ) ,
137
                                tb_reg_w6( 9-1 downto 0 ) ,
138
               w6
                            =>
               w7
                                tb_reg_w7( 9-1 downto 0 ) ,
                            =>
139
               8w
                            =>
                                tb_reg_w8( 9-1 downto 0 )
140
               w9
                            =>
                                tb_reg_w9( 9-1 downto 0 )
141
               b
                            => tb_reg_bias( 9-1 downto 0 ),
142
               У
                            =>
                                tbs_y_rcv
           );
144
           -- testing "program"
146
           TB_PROC: process -- (clk_tb)
           begin
148
               if testing then
                    wait until rising_edge(clk_tb);
150
```

```
resetn_tb <= '0';
151
                    wait until rising_edge(clk_tb);
152
                    -- end reset (resent begins at 0 in tb, now i put it
153
       at 1)
                    resetn_tb <= '1';
                -- give initial data: weights not 0, x all 0
                    wait until rising_edge(clk_tb);
156
                    -- x ha 6 bit fract e 2 interi, metto tutto a 0 _ il
157
               a 30 bit
       reg
                    tb_reg_x0 <= ZER0_30b;
158
                    tb_reg_x1 \le ZER0_30b;
                    tb_reg_x2 <= ZERO_30b ;
160
                    tb_reg_x3 <= ZERO_30b ;
                    tb_reg_x4 \le ZER0_30b;
162
                    tb_reg_x5 <= ZER0_30b;
163
                    tb_reg_x6 \le ZER0_30b;
                    tb_reg_x7 \le ZER0_30b;
165
                    tb_reg_x8 \le ZER0_30b;
166
                    tb_reg_x9 \le ZER0_30b;
167
                    -- w e bias hanno 7 bit fract e 2 interi _ il reg
168
       a 30 bit
                    tb_reg_w0 <= PUNO_30b_7f ;
                                                     -- +1
169
                    tb_reg_w1 <=
                                  PUNO_30b_7f ;
                                                     -- +1
170
                                   PUNO_30b_7f ;
                                                     -- +1
                    tb_reg_w2 <=
171
                                                     -- +0.5
                    tb_reg_w3 <=
                                   PHLF_30b_7f ;
172
                                                     -- +0.25
                    tb_reg_w4 <=
                                   PQRT_30b_7f ;
                    tb_reg_w5 <=
                                   NUNO_30b_7f ;
                                                     -- -1
174
                    tb_reg_w6 <=
                                   NUNO_30b_7f ;
                                                     -- -1
                    tb_reg_w7 <=
                                   NUNO_30b_7f ;
                                                     -- -1
                                                     -- -0.5
                    tb_reg_w8 <=
                                   NHLF_30b_7f ;
177
                    tb_reg_w9 <= NQRT_30b_7f ;
                                                     -- -0.25
178
                    -- bias come sopra
179
                    tb_reg_bias <= ZERO_30b ;</pre>
                                                     -- +0
180
181
                    pass_input <= '1';</pre>
                    tutti gli input sono 0, output dovrebbe essere 1/2;
182
                    wait until rising_edge(clk_tb);
183
                    pass_input <= '0';</pre>
184
                    wait until rising_edge(clk_tb);
185
                    wait for 15 ns;
                    if tbs_y_rcv /= PHLF_16b then
187
                        fail <= '1';
                    end if;
189
           -- daccapino
                -- test x values:
191
                -- pos -> 1
192
                    wait until rising_edge(clk_tb);
193
```

```
pass_input <= '1';</pre>
194
                    wait for THREE_QUARTERS_PERIOD ;
195
                    -- cambio solo un paio di registri intanto
196
                    tb_reg_x0 <= PUNO_30b_6f
                                                  ; -- * +1
197
                    tb_reg_x1 <= PUNO_30b_6f
                                                   ; -- * +1
                    tb\_reg\_x2 \le PUNO\_30b\_6f
199
                    tb_reg_x5 <= PUNO_30b_6f
                                                   ; -- * -1
                    tb_reg_x6 \le ZER0_30b
                                                   ; -- * -1
201
                    tb_reg_x7 <= ZER0_30b
                                                   ; -- * -1
                    -- adesso y dovrebbe essere 1+1+1-1-0-0 = 2 quindi 1
203
                    wait until rising_edge(clk_tb);
                    pass_input <= '0';</pre>
205
                    wait until rising_edge(clk_tb);
                    wait for 15 ns;
207
                    if tbs_y_rcv /= PUNO_16b then
208
                        fail <= '1';
209
210
                    end if;
                -- neg -> 0
211
                    wait until rising_edge(clk_tb);
212
                    pass_input <= '1';
213
                    wait for THREE_QUARTERS_PERIOD ;
214
                    -- cambio solo un paio di registri intanto
215
                    tb_reg_x0 <= NUNO_30b_6f
                                                  ; -- * +1
216
                    tb_reg_x1 <= NUNO_30b_6f
                    tb_reg_x2 <= NUNO_30b_6f
218
                                                   ; -- * -1
                    tb_reg_x5 <= NUNO_30b_6f
                    tb_reg_x6 <= ZERO_30b
220
                    tb_reg_x7 <= ZERO_30b
221
                    -- adesso y dovrebbe essere -1 -1 -1 +1 +0 +0 = -2
222
      quindi 0
                    wait until rising_edge(clk_tb);
223
224
                    pass_input <= '0';</pre>
                    wait until rising_edge(clk_tb);
225
226
                    wait for 15 ns;
                    if tbs_y_rcv /= ZERO_16b then
227
                         fail <= '1';
228
                    end if;
229
                -- zero -> 0.5
230
                    wait until rising_edge(clk_tb);
                    pass_input <= '1';</pre>
232
                    wait for THREE_QUARTERS_PERIOD ;
                    -- cambio solo un paio di registri intanto
234
                    tb_reg_x0 <= PUNO_30b_6f
                                                   ; -- * +1
                    tb_reg_x1 <= PUNO_30b_6f
                                                   ; -- * +1
236
                    tb_reg_x2 <= PUNO_30b_6f
237
                                                   ; -- * +1
                    tb_reg_x5 \le PUNO_30b_6f; -- * -1
238
```

```
tb_reg_x6 <= PUNO_30b_6f ; -- * -1
239
                    tb_reg_x7 <= PUNO_30b_6f
240
                    -- adesso y dovrebbe essere -1 -1 +1 +0 +0 = 0
241
      quindi 1/2
                    wait until rising_edge(clk_tb);
                    pass_input <= '0';</pre>
243
                    wait until rising_edge(clk_tb);
                    wait for 15 ns;
245
                    if tbs_y_rcv /= PHLF_16b then
                        fail <= '1';
247
                    end if;
                -- daccapone
249
                    -- test x values:
                -- pos -> 1
251
                    wait until rising_edge(clk_tb);
252
                    pass_input <= '1';</pre>
                    wait for THREE_QUARTERS_PERIOD ;
254
                    -- cambio solo un paio di registri intanto
255
                    tb_reg_x0 <= PUNO_30b_6f
                                                 ; -- * +1
256
                    tb_reg_x1 <= PUNO_30b_6f
                                                  ; -- * +1
                    tb_reg_x2 <= PUNO_30b_6f
258
                    tb_reg_x5 <= PUNO_30b_6f
                                                  ; -- * -1
                    tb_reg_x6 \le ZER0_30b
                                                  ; -- * -1
260
                    tb_reg_x7 <= ZER0_30b
                                                  ; -- * -1
                    -- adesso y dovrebbe essere 1+1+1-1-0-0 = 2 quindi 1
262
                    wait until rising_edge(clk_tb);
                    pass_input <= '0';</pre>
264
                    wait until rising_edge(clk_tb);
                    wait for 15 ns;
266
                    if tbs_y_rcv /= PUNO_16b then
                        fail <= '1';
268
                    end if;
269
                -- neg -> 0
270
271
                    wait until rising_edge(clk_tb);
                    pass_input <= '1';</pre>
272
                    wait for THREE_QUARTERS_PERIOD ;
273
274
                    -- cambio solo un paio di registri intanto
                    tb_reg_x0 <= NUNO_30b_6f
                                                  ; -- * +1
275
                    tb_reg_x1 <= NUNO_30b_6f
                                                  ; -- * +1
                    tb_reg_x2 <= NUNO_30b_6f
277
                    tb_reg_x5 <= NUNO_30b_6f
                                                  ; -- * -1
                    tb_reg_x6 <= ZERO_30b
279
                    tb_reg_x7 <= ZER0_30b
                                                  ; -- * -1
                    -- adesso y dovrebbe essere -1 -1 -1 +1 +0 +0 = -2
281
      quindi 0
                    wait until rising_edge(clk_tb);
282
```

```
pass_input <= '0';</pre>
283
                     wait until rising_edge(clk_tb);
284
                     wait for 15 ns;
285
                     if tbs_y_rcv /= ZERO_16b then
286
                          fail <= '1';
                     end if;
288
                 -- zero -> 0.5
                     wait until rising_edge(clk_tb);
290
                     pass_input <= '1';</pre>
                     wait for THREE_QUARTERS_PERIOD ;
292
                     -- cambio solo un paio di registri intanto
                     tb_reg_x0 <= PUNO_30b_6f
                                                    ; -- * +1
294
                     tb_reg_x1 <= PUNO_30b_6f
                     tb_reg_x2 <= PUNO_30b_6f
                                                    ; -- * +1
296
                     tb_reg_x5 <= PUNO_30b_6f
297
                                                     ; -- * -1
                     tb_reg_x6 <= PUNO_30b_6f
298
299
                     tb_reg_x7 <= PUNO_30b_6f
                     -- adesso y dovrebbe essere -1 -1 -1 +1 +0 +0 = 0
300
      quindi 1/2
                     wait until rising_edge(clk_tb);
301
                     pass_input <= '0';</pre>
302
303
                     wait until rising_edge(clk_tb);
                     wait for 15 ns;
304
                     if tbs_y_rcv /= PHLF_16b then
                         fail <= '1';
306
                     end if;
                     -- other tests omitted for brevity of print
308
                     wait until rising_edge(clk_tb);
310
                     pass_input <= '1';</pre>
                     wait until rising_edge(clk_tb);
312
313
                     pass_input <= '0';</pre>
                     wait until rising_edge(clk_tb);
314
                     pass_input <= '1';</pre>
315
                     wait until rising_edge(clk_tb);
316
                     pass_input <= '0';</pre>
317
318
                     testing <= false;</pre>
                 end if; -- (di testing == 1)
319
            end process;
321
       end architecture;
323
324 -- fine
```

# 4 Verification and Testing

The above test-bench was prepared to verify the design and the synthesis of the circuit. It can be interpreted as an ordinary procedural script that sets the input parameter of the Perceptron, and then ensures that the device under test (DUT) behaves as specifications require.

The inputs are all assigned at reset so that  $x_i$  are all zero, while the weights  $w_i$  are assigned and, in the above tests, never changed.

Due to the lenghty writing of the inputs, during the tests only part of them are changed (time by time).

Some testing signals have been added: fail (defaults 0, 1 if any test fails), pass\_input (to explicit the beginning of the iteration, falls as stabile inputs are read by Perceptron), testing (to run the clock only during tests).

The iterations after reset are as follows:

- 1.  $@rising\ edge(clk)[i]\ set\ pass\ input=1$ ,
- 2. after some time (delay in input generation) assign inputs,
- 3.  $@rising\ edge(clk)[i+1]\ set\ pass\ input=0$ , (inputs are received in Perceptron)
- 4. wait random propagation delay (not needed, also works without this)
- 5. verify output correctness (all before  $rising\ edge(clk)[i+2]$

Since the Perceptron receives the inputs at  $rising\_edge(clk)[i+1]$  and is expected to (and does) give correct output at  $rising\_edge(clk)[i+2]$ , the elaboration time is within one-clock-period.

It needs to be stated that nothing stops us from using step 4 & 5 to give new inputs, since, as stated, the whole Perceptron works withing a 1-clock-period.

In the above testbench it was not done just to ease readibility of the ModelSim output.

The obtained results are coherent with the specifications, so the testing phase has been successfully passed.

## 4.1 Test-Bench output example

The following image is an example of the TB output obtained with the application "Intel FPGA Starter Edition". As evidenced, the test was successfull (note that "fail" remains 0 all the time).




Figure 5: Perceptron and TB signals showed by Intel FPGA Starter Edition.

### 4.2 Expanding the Test-Bench

Obviously, the testing can be expanded at will, as it was during the writing phase.

The current testing aims to verify the expected output given some "easy to generate" inputs, and, considering the mathematical generality of the algorithm I have implemented, no surprises are to be expected should the inputs vary in the defined input space of [-1,+1].

The above testbench already covers reset, value greater than 2, value less than -2, and value in [-2,2], so all expected outputs are tested at the least twice (every time successfully).

## 5 Synthesis and Implementation

After the verification phase, the circuit has been synthesized and implemented using the Vivado Tool for the Zybo Zync-7010 board and the produced results have been studied. VIVADO has been instructed to set the clock speed to 62.5MHz (corresponding to 16ns clock period), accordingly with the board's characteristics.

#### 5.1 Vivado design flow

The following steps of the design flow have been performed using Xilinx Vivado software, which allows to perform RTL Elaboration, Synthesis and Implementation on FPGA and also allows to set constraints and get power or timing reports. To ensure no signal path is omitted during the analysis from the software, all system routes have to be associated with a register-logic-register path, therefore all combinatory logic has to be wrapped between a pair of registers.

This was already achieved while designing the Perceptron: every input and output passes through registers (except clock and resetn).

#### 5.2 RTL

VIVADO produced a logic network made of:

- 1. 220 cells (i.e. multiplexers, registers, AND gates, etc...);
- 2. 197 IO ports: (10\*8 + 11\*9 input bits, 16 output bits, clock and resetn);
- 3. 778 nets: used to interconnect all other components.

#### 5.3 RTL Elaboration

The RTL Elaboration generated results consistent with the expected structure of the system :

- 1. registers for the inputs and output;
- 2. after the MULTipliers, ADDers are disposed in a balanced binary tree;
- 3. two multiplexers are used to implement the out decisor.




Figure 6: Elaborated RTL Design

## 5.4 Synthesis and Implementation

The Synthesis runs successfully, but it generates a warning, due to the very high number of inputs, which is unavoidable despite enabling or disabling hierarchy in synthesis.

The Timing Constraints are verified against a 62.5MHz clock (16 ns period).

The Implementation yields successful results, although the synthesis is run in out of context (OOC) mode, since no mapping of I/O pins is required.

This raises a few extra warnings due to the difficulty in calculating latency on input signals for the board, but accurate timing and power reports can still be obtained.

#### 5.5 Trubleshooting and warnings

No errors were encountered during synthesis and implementation, but a few warnings are found:

- [Netlist 29-101] Netlist 'Perceptron' is not ideal for floorplanning, since the cellview 'Perceptron' contains a large number of primitives. Please consider enabling hierarchy in synthesis if you want to do floorplanning. : This is due to the huge number of inputs of this design, and appears to be unavoidable (even when following documentation, and forum suggestions);
- [Timing 38-242] The property HD.CLK\_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew & [Route 35-197] Clock port "clk" does not have an associated HD.CLK\_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement. : another common warning, it is related to the impossibility to perfectly collect latency data in OOC implementation mode. However, it is possible to easily fix this by setting the requested property to the clock port. To do so, one can simply access the Vivado command line and issue the command: set\_property HD.CLK\_SRC BUFGCTRL\_X0Y0 [get\_ports pclk\_in] which connects a global clock buffer to the clock port of the system.
- [Route 35-198] Port [...] does not have an associated HD.PARTPIN\_LOCS, which will prevent the partial routing of the signal [...]. Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported. : this is a warning associated with OOC mode as well and it is similar to the one encountered for clock port, due to the inability to connect external ports to I/O pins. However the warning is not critical and global buffers are only available for clock signals, therefore it has been ignored.

## 6 Vivado Results

#### 6.1 Critical Path




Figure 7: Most Critical Path: Schematic & Timing

The most Critical Paths in both the synthesis and implementation go from the input, through the multipliers and adders, to the multiplexers and output. Since basically all inputs make the same theoric paths, there is nothing too noteworthy in this behaviour.




Figure 8: Timing of the most critical paths

### 6.2 Timing Report




Figure 9: Timing Report

The Timing Report shows quite close margin on the Worst Negative Slack (WNS), and indicates that the **minimum clock-period 16 ns**, corresponding to a **maximum clock-frequency 62.500 MHz**, is extremely close to the best usable.

This frequency, having very small timing tolerance (  $0.106~\mathrm{ns}$  ), might cause some problems in case of clock-jitter.

#### 6.3 Utilization Report




Figure 10: Utilization Report

The Utilization Report indicates a FPGA utilization of 5.73%.

#### 6.4 Power Report




Figure 11: Power Report

The Power Report calculates 0.1W of static power consumption with medium confidence level, mostly related to Logic (47%) and Signals (39%), and an average chip temperature slightly over room temperature (26.2° C) and a wide thermal margin.

Unfortunately, dynamic power consumption is not easy to extract without measuring the system behaviour while it is actively functioning.

## 7 Final Considerations

The studied circuit is conceptually extremely simple, and definitely clear and concise in what it has to do. The precise -and renowned- application in the field of AI and Deep Learning makes it a very interesting component to study, optimize, build and use.

It can be integrated, with proper timing, into more complex systems of neuron multipliers.

#### 7.1 VIVADO results analysis

Considering the utilization report, it would seem that the circuit is not well suited to be hosted by itself in the considered FPGA (most of the available resources are not needed), but it also indicates that it is designed to perform using quite a simple logic.

More combined or complex implementations will need to deal with the very thin time-margin, but could be optimized (in case of sequential blocks) to reduce the number of registers in separation between "first-input" and "last-output", obviously after proper time analysis of hazards (alee) and worst-paths.