

**ECE 120 Final Exam
Spring 2017**

Tuesday, May 9, 2017

Name:	<u>SOLUTIONS</u>		NetID:
Discussion Section and TA name:			
9:00 AM	<input type="checkbox"/>	AB1 Rui	
10:00 AM	<input type="checkbox"/>	AB2 Rui	
11:00 AM	<input type="checkbox"/>	AB3 Matt	
12:00 PM	<input type="checkbox"/>	AB4 Pawel	
1:00 PM	<input type="checkbox"/>	AB5 Pawel	
2:00 PM	<input type="checkbox"/>	AB6 Gowthami	<input type="checkbox"/> ABA Huiren
3:00 PM	<input type="checkbox"/>	AB7 Gowthami	<input type="checkbox"/> ABB Huiren
4:00 PM	<input type="checkbox"/>	AB8 Yu-Hsuan	<input type="checkbox"/> ABC Sifan
5:00 PM	<input type="checkbox"/>	AB9 Yu-Hsuan	<input type="checkbox"/> ABD Surya

- Be sure that your exam booklet has 15 pages.
- Write your name, netid and check discussion section on the title page.
- Do not tear the exam booklet apart, except for the last 4 pages.
- Use backs of pages for scratch work if needed.
- This is a closed book exam. You may not use a calculator.
- You are allowed two handwritten 8.5 x 11" sheets of notes (both sides).
- Absolutely no interaction between students is allowed.
- Clearly indicate any assumptions that you make.
- The questions are not weighted equally. Budget your time accordingly.

Problem 1 17 points _____

Problem 2 14 points _____

Problem 3 14 points _____

Problem 4 14 points _____

Problem 5 12 points _____

Problem 6 15 points _____

Problem 7 14 points _____

Total 100 points _____

Problem 1 (17 points): Binary Representation and Operations, Hamming codes

1. (2 points) A presidential term in the US lasts 1461 days. If the President of the US decided to refer to each day using fixed-length binary words, what is the **minimum number of bits** needed per day?

Minimum number of bits: 11 (decimal number)

2. (4 points) Convert the following 24-bit pattern to hexadecimal:

$$1010\ 1100\ 1100\ 1110\ 1101\ 1110_2 = x \underline{\text{ACCEDE}} \text{ (hexadecimal number)}$$

3. (4 points) Perform the following **bitwise** logical operations.

a) 0110 XOR 0011 = 0101

b) (NOT(0101)) NOR 1001 = 0100

4. (4 points) Perform the following operation in **4-bit 2's complement** representation.

$$1001 + 10 = \underline{0111}$$

Circle one: Carry out? YES NO

Circle one: Overflow? YES NO

5. (3 points) You received the following 7-bit message encoded with a Hamming code: $X_7X_6X_5X_4X_3X_2X_1 = 0010010$. Does the message have an error or not?

Circle one: YES NO

If you think there is an error, circle the bit below that is in error:

0010010

Problem 2 (14 points): LC-3 Code and Datapath Control Signals

1. (5 points) The following fragment of assembly code is part of a larger program, in which all labels have been properly defined. Translate each line into LC-3 machine code. Some lines have been done for you. Use spaces to separate groups of bits

Assembly Code	Machine Code
LD R2, BITS	0010 010 111111100
ADD R3, R2, R2	0001 011 010 0 00 010
AND R2, R2, #-1	0101 010 010 1 1111
BRzp SKIP	0000 011 000000001
ADD R3, R3, #1	0001 011 011 1 00001
SKIP ST R3, BITS	0011 011 11110111

What operation does this fragment of code perform on the bits stored at the memory address labeled BITS? **Circle one answer.**

Negation

Arithmetic shift left

Logical shift-left

Cyclic (circular) shift left

Bitwise NOT

Arithmetic shift right

Journal of Aging Studies

Cyclic (circular) shift right

2. **(9 points)** In Patt & Patel's LC-3 datapath, the implementation of some FSM states is not unique. For example, **state number 23** ($MDR \leftarrow SR$), one of the states used to execute store instructions in the LC-3 FSM, can be implemented in two different ways. Implement both alternatives for state number 23 by completing the following table (with values 0, 1, or X). **If an answer is 'don't care' then you must write X.**

Problem 3 (14 points): LC-3 Assembly Programming

The program below waits for the user to type a single letter, flips the case of that letter, and then prints the message "Your flipped-case letter is> " followed by the flipped-case letter.


For example, if the user types 'A' (ASCII #65), the program changes the case to 'a' (ASCII #97). Similarly, if the user types 'z' (ASCII #122), the program changes the case to 'Z' (ASCII #90). (You can refer to the ASCII table provided on the last page of this exam.)

Write the missing lines of code. You must write only one instruction per missing line. Assume that the user only types letters.

LINE	PROGRAM
1	.ORIG x3000
2	; Get character
3	<u>GETC or IN</u>
4	; Check case of character
5	LD R1, Compare
6	ADD R1, R0, R1
7	<u>BRn ToLowerCase</u>
8	; Change the case
9	ToUpperCase
10	<u>LD R2, Negative</u>
11	BRnzp ChangeCase
12	ToLowerCase
13	<u>LD R2, Positive</u>
14	ADD R2, R0, R2
15	; Print "Your flipped-case letter is> "
16	<u>LEA R0, Message</u>
17	<u>PUTS</u>
18	; Print modified character
19	ADD R0, R2, #0
20	OUT
21	<u>HALT</u>
22	Compare .FILL #-96
23	Message .STRINGZ "Your flipped-case letter is> "
24	Positive .FILL #32
25	Negative .FILL #-32
26	.END

Problem 4 (14 points): Bit Slices and Abstraction



The bit-sliced design below finds the smaller of two N-bit unsigned numbers, $A=A_{N-1}A_{N-2}\dots A_0$ and $B=B_{N-1}B_{N-2}\dots B_0$. As shown in the diagram, information flows from the bit slice for the most significant bits to the bit slice for the least significant bits. The smaller number, $S=S_{N-1}S_{N-2}\dots S_0$, (either A or B) comes out at the bottom.



CD/PQ	meaning
00	not used
01	$A < B$
10	$A > B$
11	$A = B$

The two bits passed between slices (and into the slice on the left) use the representation shown in the table to the right.

1. (8 points) The K-maps below represent the outputs P and S for the bit slice. For each K-map, find an expression with minimal area. You must consider both minimal SOP and minimal POS solutions, but circle loops for only the better of the two choices (SOP or POS) and write the corresponding expressions. Extra copies of each K-map are provided on the next page, but only the copies on this page will be graded.



$$P = \underline{C(A+B'+D')}$$

$$S = \underline{(A+D')(B+C')}$$

Problem 4 (14 points): Bit Slices and Abstraction, extra K-maps

Use the following K-maps as scratch copies. We will not grade any work on this page.

		CD			
		00	01	11	10
AB	00	x	0	1	1
	01	x	0	0	1
	11	x	0	1	1
	10	x	0	1	1

		CD			
		00	01	11	10
AB	00	x	0	0	0
	01	x	0	0	1
	11	x	1	1	1
	10	x	1	0	0

		CD			
		00	01	11	10
AB	00	x	0	1	1
	01	x	0	0	1
	11	x	0	1	1
	10	x	0	1	1

		CD			
		00	01	11	10
AB	00	x	0	0	0
	01	x	0	0	1
	11	x	1	1	1
	10	x	1	0	0


		CD			
		00	01	11	10
AB	00	x	0	1	1
	01	x	0	0	1
	11	x	0	1	1
	10	x	0	1	1

		CD			
		00	01	11	10
AB	00	x	0	0	0
	01	x	0	0	1
	11	x	1	1	1
	10	x	1	0	0



(Problem 4 continues on next page)

Problem 4 (14 points): Bit Slices and Abstraction, continued

(Figure and representation replicated for your convenience.)



Your ECE120 lab partner suggests that rather than implementing the bit slice from gates, one can use a comparator bit slice and a mux, as shown below. The representation used for bits between comparator bit slices is the same as the representation used between the bit slices being implemented, as shown to the right.



2. (3 points) Unfortunately, your lab partner's implementation does not work correctly. Explain why, using TEN WORDS OR FEWER.

S based on previous rather than current bits AB.

3. (3 points) Indicate how to fix the implementation by marking on the diagram above. You may not use any additional components nor gates.

Problem 5 (12 points): LC-3 Instruction Control

In this problem, we introduce a new instruction ABC, with opcode 1101, to the LC-3 instruction set:

ABC BaseR1, BaseR2, imm5

After decode, the instruction ABC is defined by the following sequence of six RTL statements.
Note that register R6 is used as a temporary register.

```

MAR ← BaseR1
MDR ← M[MAR]
R6 ← MDR
MDR ← R6 AND SEXT(imm5), Setcc
MAR ← BaseR2
M[MAR] ← MDR

```

1. (4 points) Express the functionality of ABC in a single-line RTL expression.

RTL expression: $M[BaseR2] \leftarrow M[BaseR1] \text{ AND } \text{sext}(\text{imm5}), \text{Setcc}$

2. (6 points) Provided below is the microinstruction corresponding to ABC's first RTL statement ($MAR \leftarrow BaseR1$). Give the control ROM address of this microinstruction.

Control ROM address: 1101 = 13

IRD	COND(3)	J(6)	LD.BEN	LD.MAR	LD.MDR	LD.IR	LD.PC	LD.REG	LD.CC	GateMARMUX	GateMDR	GateALU	GatePC	MARMUX	PCMUX(2)	ADDR1MUX	ADDR2MUX(2)	DRMUX(2)	SR1MUX(2)	ALUK(2)	MIO.EN	R.W
0	000	111000	0	1	0	0	0	0	0	0	0	0	1	0	0	0	0	0	01	11	0	0

Fill in the 16 boxes below to give the binary encoding of the instruction **ABC R3, R2, #5**.
Your answer MUST be consistent with the above $MAR \leftarrow BaseR1$ microinstruction.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1	0	1	0	0	1	1	1	1	1	0	1	1

3. (2 points) In TWENTY WORDS OR FEWER, explain your choice (0 or 1) of bit 5 in the ABC instruction.

IR[5] needs to be 1 so that the SR2MUX selects sext IR[4:0] as the B input to the ALU.

Problem 6 (15 points): Decoders and Counters

1. (5 points) Consider the 3-variable function $f(a,b,c) = a \oplus (bc)$, where \oplus denotes XOR.


Hint: you may wish to draw a truth table.

$$a \oplus bc = \bar{a}bc + \bar{a}\bar{b}\bar{c} = \bar{a}bc + \bar{a}b + \bar{a}\bar{c}$$

- a) Express $f(a,b,c)$ in canonical sum of products form.

Canonical SOP form $f(a,b,c) = \underline{\bar{a}bc + \bar{a}\bar{b}\bar{c} + \bar{a}\bar{b}c + ab\bar{c}}$

- b) Implement $f(a,b,c)$ using the decoder shown below and an OR gate. Draw and label all decoder inputs and outputs. Label the size of the decoder by filling in the boxes.



2. (4 points) Complete the K-maps below corresponding to a standard 3-bit up-counter (counts the sequence 0, 1, 2 ... 7, 0, 1 ...) with state $Q_2 Q_1 Q_0$. Give minimal SOP expressions for Q_2^+ , Q_1^+ , and Q_0^+ .

Q_2^+	$Q_1 Q_0$			
	00	01	11	10
0	0	0	(1)	0
1	(1)	1	0	(1)

Q_1^+	$Q_1 Q_0$			
	00	01	11	10
0	0	(1)	0	(1)
1	0	(1)	0	(1)

Q_0^+	$Q_1 Q_0$			
	00	01	11	10
0	(1)	0	0	(1)
1	(1)	0	0	(1)

Minimal SOP for $Q_2^+ = \underline{Q_2 \bar{Q}_1 + Q_2 \bar{Q}_0 + \bar{Q}_2 Q_1 Q_0}$

Minimal SOP for $Q_1^+ = \underline{\bar{Q}_1 Q_0 + Q_1 \bar{Q}_0}$

Minimal SOP for $Q_0^+ = \underline{\bar{Q}_0}$


Problem 6 (15 points): Decoders and Counters, continued

3. (6 points) Implement a 3-bit up-counter with **parallel load** and **pause** operations. Your counter should have control inputs L (load) and C (count); data inputs X_2, X_1, X_0 ; outputs Q_2, Q_1, Q_0 .

The L and C inputs operate as follows:

- If $L = 1$, then a parallel load is performed.
- If $L = 0$ and $C = 1$, the circuit works as a 3-bit up-counter.
- If $L = 0$ and $C = 0$, the counter pauses (that is, it stays in the same state.)

As shown below, the counter uses three D flip-flops and three 4:1 multiplexers. For your convenience, the L, C, and Clock lines are provided for you. Complete the counter implementation using as few gates (AND, OR, NOT, XOR) as possible. For full credit, use **only 2 XOR gates and 1 AND gate. Inverted inputs are not available.** Hint: Recall function $f(a,b,c)$ from part 1 of this problem.



Problem 7 (14 points): LC-3 Interpretation and Assembly

1. (5 points) Decode each of the following LC-3 instructions, writing the RTL in the box beside the instruction. For full credit, your RTL must include specific values for each operand (for example, "R4" rather than "DR"), and must be sign-extended when appropriate. You need not, however, perform calculations such as addition of the PC value.

Write any immediate values either as **4-digit hexadecimal** (prefix them with "x") or as **decimal** (prefix them with "#"). DO NOT USE ANY OTHER NOTATION.

Hint: Draw lines between bits to separate the instructions into appropriate fields.

instruction bits	RTL meaning
0001 1110 1011 0010	$R7 \leftarrow R2 - \#14, Setcc$
1110 0101 1111 1000	$R2 \leftarrow PC - \#8, Setcc$
0101 1100 0000 0101	$R6 \leftarrow R0 AND R5, Setcc$
0011 0110 1000 0000	$M[PC + \#128] \leftarrow R3$

2. (9 points) Sadly, Prof. Lumetta forgot to include comments in the program below. Complete the program's symbol table below to the right. Fill only as many rows as necessary.

```

.ORIG x3000
AND R5,R5,#0
LD R1,SADDR
LOOP LDR R4,R1,#0
BRz DONE
ADD R1,R1,#1
ADD R5,R5,#1
BRnzp LOOP
DONE NOT R5,R5
ADD R5,R5,#1
LEA R3,RESULT
STR R1,R3,#0
STR R5,R3,#1
HALT
RESULT .BLKW #2
SADDR .FILL x4000
.END

```

Symbol Table

LOOP	x3002
DONE	x3007
RESULT	x300D
SADDR	x300F

↙ x's optional

Given that the string "Why-ECEB?" is placed in memory starting at address x4000, write the **4-digit hexadecimal values** held in the following memory locations when the program halts.

$$M[RESULT] = \underline{\underline{x4009}}$$


$$M[RESULT+\#1] = \underline{\underline{xFFFF7}}$$

$$M[R1] = \underline{\underline{X0000}}$$

Table of ASCII Characters

Char	Dec	Hex	Char	Dec	Hex	Char	Dec	Hex	Char	Dec	Hex
(nul)	0	00	(sp)	32	20	@	64	40	`	96	60
(soh)	1	01	!	33	21	A	65	41	a	97	61
(stx)	2	02	"	34	22	B	66	42	b	98	62
(etx)	3	03	#	35	23	C	67	43	c	99	63
(eot)	4	04	\$	36	24	D	68	44	d	100	64
(enq)	5	05	%	37	25	E	69	45	e	101	65
(ack)	6	06	&	38	26	F	70	46	f	102	66
(bel)	7	07	'	39	27	G	71	47	g	103	67
(bs)	8	08	(40	28	H	72	48	h	104	68
(ht)	9	09)	41	29	I	73	49	i	105	69
(lf)	10	0a	*	42	2a	J	74	4a	j	106	6a
(vt)	11	0b	+	43	2b	K	75	4b	k	107	6b
(ff)	12	0c	,	44	2c	L	76	4c	l	108	6c
(cr)	13	0d	-	45	2d	M	77	4d	m	109	6d
(so)	14	0e	.	46	2e	N	78	4e	n	110	6e
(si)	15	0f	/	47	2f	O	79	4f	o	111	6f
(dle)	16	10	0	48	30	P	80	50	p	112	70
(dc1)	17	11	1	49	31	Q	81	51	q	113	71
(dc2)	18	12	2	50	32	R	82	52	r	114	72
(dc3)	19	13	3	51	33	S	83	53	s	115	73
(dc4)	20	14	4	52	34	T	84	54	t	116	74
(nak)	21	15	5	53	35	U	85	55	u	117	75
(syn)	22	16	6	54	36	V	86	56	v	118	76
(etb)	23	17	7	55	37	W	87	57	w	119	77
(can)	24	18	8	56	38	X	88	58	x	120	78
(em)	25	19	9	57	39	Y	89	59	y	121	79
(sub)	26	1a	:	58	3a	Z	90	5a	z	122	7a
(esc)	27	1b	;	59	3b	[91	5b	{	123	7b
(fs)	28	1c	<	60	3c	\	92	5c		124	7c
(gs)	29	1d	=	61	3d]	93	5d	}	125	7d
(rs)	30	1e	>	62	3e	^	94	5e	~	126	7e
(us)	31	1f	?	63	3f	_	95	5f	(del)	127	7f

IEEE 754 32-bit floating point format




The actual number represented in this format is:

$$(-1)^{\boxed{s}} \times 1.\boxed{\text{mantissa}} \times 2^{\boxed{\text{exp.}}} - 127$$

where $1 \leq \text{exponent} \leq 254$ for normalized representation.


LC-3 TRAP Service Routines

LC-3 Control Word Fields



LC-3 Microsequencer Control


Signal	Description
IRD	$\begin{cases} = 1, CAR \leftarrow 00 & \text{opcode (opcode} = IR[15:12]\text{), only during decode} \\ = 0, CAR \leftarrow J & \text{[plus 1,2,4,8,16 depending on COND bits)} \end{cases}$
COND	$\begin{cases} = 000, CAR \leftarrow J \\ = 001, \text{IF } (R=1 \text{ and } J[1]=0) \quad \text{THEN } (CAR \leftarrow J \text{ plus 2}) \text{ ELSE } (CAR \leftarrow J) \\ = 010, \text{IF } (BEN=1 \text{ and } J[2]=0) \quad \text{THEN } (CAR \leftarrow J \text{ plus 4}) \text{ ELSE } (CAR \leftarrow J) \\ = 011, \text{IF } (IR[11]=1 \text{ and } J[0]=0) \quad \text{THEN } (CAR \leftarrow J \text{ plus 1}) \text{ ELSE } (CAR \leftarrow J) \end{cases}$
J	6-bit next value for CAR (plus modifications depending on COND bits)



Trap Vector	Assembler Name	Description
x20	GETC	Read a single character from the keyboard. The character is not echoed onto the console. Its ASCII code is copied into R0. The high eight bits of R0 are cleared.
x21	OUT	
x22	PUTS	Write a string of ASCII characters to the console display. The characters are contained in consecutive memory locations, one character per memory location, starting with the address specified in R0. Writing terminates with the occurrence of x0000 in a memory location.
x23	IN	Print a prompt on the screen and read a single character from the keyboard. The character is echoed onto the console monitor, and its ASCII code is copied into R0. The high eight bits of R0 are cleared.
x24	PUTSP	Write a string of ASCII characters to the console. The characters are contained in consecutive memory locations, two characters per memory location, starting with the address specified in R0. The ASCII code contained in bits [7:0] of a memory location is written to the console first. Then the ASCII code contained in bits [15:8] of that memory location is written to the console. (A character string consisting of an odd number of characters to be written will have x00 in bits [15:8] of the memory location containing the last character to be written.) Writing terminates with the occurrence of x0000 in a memory location.
x25	HALT	Halt execution and print a message on the console.

LC-3 Instructions

LC-3 FSM



NOTES: RTL corresponds to execution (after fetch!); JSRR not shown

ADD	<table border="1"><tr><td>0001</td><td>DR</td><td>SR1</td><td>0</td><td>00</td><td>SR2</td></tr></table>	0001	DR	SR1	0	00	SR2	ADD DR, SR1, SR2	LD	<table border="1"><tr><td>0010</td><td>DR</td><td>PCoffset9</td></tr></table>	0010	DR	PCoffset9	LD DR, PCoffset9	
0001	DR	SR1	0	00	SR2										
0010	DR	PCoffset9													
	DR ← SR1 + SR2, Setcc			DR ← M[PC + SEXT(PCoffset9)], Setcc											
ADD	<table border="1"><tr><td>0001</td><td>DR</td><td>SR1</td><td>1</td><td>imm5</td><td></td></tr></table>	0001	DR	SR1	1	imm5		ADD DR, SR1, imm5	LDI	<table border="1"><tr><td>1010</td><td>DR</td><td>PCoffset9</td></tr></table>	1010	DR	PCoffset9	LDI DR, PCoffset9	
0001	DR	SR1	1	imm5											
1010	DR	PCoffset9													
	DR ← SR1 + SEXT(imm5), Setcc			DR ← M[M[PC + SEXT(PCoffset9)]], Setcc											
AND	<table border="1"><tr><td>0101</td><td>DR</td><td>SR1</td><td>0</td><td>00</td><td>SR2</td></tr></table>	0101	DR	SR1	0	00	SR2	AND DR, SR1, SR2	LDR	<table border="1"><tr><td>0110</td><td>DR</td><td>BaseR</td><td>offset6</td></tr></table>	0110	DR	BaseR	offset6	LDR DR, BaseR, offset6
0101	DR	SR1	0	00	SR2										
0110	DR	BaseR	offset6												
	DR ← SR1 AND SR2, Setcc			DR ← M[BaseR + SEXT(offset6)], Setcc											
AND	<table border="1"><tr><td>0101</td><td>DR</td><td>SR1</td><td>1</td><td>imm5</td><td></td></tr></table>	0101	DR	SR1	1	imm5		AND DR, SR1, imm5	LEA	<table border="1"><tr><td>1110</td><td>DR</td><td>PCoffset9</td></tr></table>	1110	DR	PCoffset9	LEA DR, PCoffset9	
0101	DR	SR1	1	imm5											
1110	DR	PCoffset9													
	DR ← SR1 AND SEXT(imm5), Setcc			DR ← PC + SEXT(PCoffset9), Setcc											
BR	<table border="1"><tr><td>0000</td><td>n</td><td>z</td><td>p</td><td></td><td>PCoffset9</td></tr></table>	0000	n	z	p		PCoffset9	BR{nzp} PCoffset9	NOT	<table border="1"><tr><td>1001</td><td>DR</td><td>SR</td><td>111111</td></tr></table>	1001	DR	SR	111111	NOT DR, SR
0000	n	z	p		PCoffset9										
1001	DR	SR	111111												
	((n AND N) OR (z AND Z) OR (p AND P)): PC ← PC + SEXT(PCoffset9)			DR ← NOT SR, Setcc											
JMP	<table border="1"><tr><td>1100</td><td>000</td><td>BaseR</td><td>000000</td><td></td><td></td></tr></table>	1100	000	BaseR	000000			JMP BaseR	ST	<table border="1"><tr><td>0011</td><td>SR</td><td>PCoffset9</td></tr></table>	0011	SR	PCoffset9	ST SR, PCoffset9	
1100	000	BaseR	000000												
0011	SR	PCoffset9													
	PC ← BaseR			M[PC + SEXT(PCoffset9)] ← SR											
JSR	<table border="1"><tr><td>0100</td><td>1</td><td></td><td>P</td><td>Coffset11</td><td></td></tr></table>	0100	1		P	Coffset11		JSR PCoffset11	STI	<table border="1"><tr><td>1011</td><td>SR</td><td>PCoffset9</td></tr></table>	1011	SR	PCoffset9	STI SR, PCoffset9	
0100	1		P	Coffset11											
1011	SR	PCoffset9													
	R7 ← PC, PC ← PC + SEXT(PCoffset11)			M[M[PC + SEXT(PCoffset9)]] ← SR											
TRAP	<table border="1"><tr><td>1111</td><td>0000</td><td></td><td>trapvect8</td><td></td><td></td></tr></table>	1111	0000		trapvect8			TRAP trapvect8	STR	<table border="1"><tr><td>0111</td><td>SR</td><td>BaseR</td><td>offset6</td></tr></table>	0111	SR	BaseR	offset6	STR SR, BaseR, offset6
1111	0000		trapvect8												
0111	SR	BaseR	offset6												
	R7 ← PC, PC ← M[ZEXT(trapvect8)]			M[BaseR + SEXT(offset6)] ← SR											

LC-3 Datapath

LC-3 Datapath Control Signals

Signal	Description	Signal	Description
LD.MAR	= 1, MAR is loaded	LD.CC	= 1, updates status bits from system bus
LD.MDR	= 1, MDR is loaded	GateMARMUX	= 1, MARMUX output is put onto system bus
LD.IR	= 1, IR is loaded	GateMDR	= 1, MDR contents are put onto system bus
LD.PC	= 1, PC is loaded	GateALU	= 1, ALU output is put onto system bus
LD.REG	= 1, register file is loaded	GatePC	= 1, PC contents are put onto system bus
LD.BEN	= 1, updates Branch Enable (BEN) bit		
MARMUX	$\begin{cases} = 0, \text{ chooses ZEXT IR[7:0]} \\ = 1, \text{ chooses address adder output} \end{cases}$	MIO.EN	$\begin{cases} = 1, \text{ Enables memory, chooses memory output for MDR input} \\ = 0, \text{ Disables memory, chooses system bus for MDR input} \end{cases}$
ADDR1MUX	$\begin{cases} = 0, \text{ chooses PC} \\ = 1, \text{ chooses reg file SR1 OUT} \end{cases}$	R.W	$\begin{cases} = 1, M[\text{MAR}] \leftarrow \text{MDR} \text{ when } \text{MIO.EN} = 1 \\ = 0, \text{MDR} \leftarrow M[\text{MAR}] \text{ when } \text{MIO.EN} = 1 \end{cases}$
ADDR2MUX	$\begin{cases} = 00, \text{ chooses "0...00"} \\ = 01, \text{ chooses SEXT IR[5:0]} \\ = 10, \text{ chooses SEXT IR[8:0]} \\ = 11, \text{ chooses SEXT IR[10:0]} \end{cases}$	ALUK	$\begin{cases} = 00, \text{ADD} \\ = 01, \text{AND} \\ = 10, \text{NOT A} \\ = 11, \text{PASS A} \end{cases}$
PCMUX	$\begin{cases} = 00, \text{ chooses PC + 1} \\ = 01, \text{ chooses system bus} \\ = 10, \text{ chooses address adder output} \end{cases}$	DRMUX	$\begin{cases} = 00, \text{ chooses IR[11:9]} \\ = 01, \text{ chooses "111"} \\ = 10, \text{ chooses "110"} \end{cases}$
SR1MUX	$\begin{cases} = 00, \text{ chooses IR[11:9]} \\ = 01, \text{ chooses IR[8:6]} \\ = 10, \text{ chooses "110"} \end{cases}$		

