

ECE 120: Introduction to Computing

Fall 2024 – Final Exam

Friday, December 13, 2024

- Ensure that your exam booklet has 15 pages and additional four pages of formula sheets + scratch paper.
- **Please, write your NAME, NetID, and UIN clearly.**
- Do not tear the exam booklet apart. You can only detach the scratch paper and the formula sheet if needed.
- This is a closed book/notes exam. You may use a calculator.
- You are allowed **one handwritten sheet** of notes (both sides). Write your name on the cheat sheet. The cheat sheet will be collected at the end of your exam.
- Absolutely no interaction between students is allowed.
- Clearly indicate any assumptions that you make.
- **The questions are not weighted equally.** Budget your time accordingly.
- Show your work and write legibly. Solutions in **illegible handwriting will be graded as incorrect.**
- Write your **UIN (9-digit #)** on each page in the provided space.

NAME

ANSWER KEY

NetID

UIN

Problem 1 10 points _____

Problem 2 15 points _____

Problem 3 24 points _____

Problem 4 10 points _____

Problem 5 24 points _____

Problem 6 7 points _____

Problem 7 10 points _____

Total 100 points _____

Problem 1 (10 points): Binary Representation and Operations

1. **(2 points)** The current version of Prof. Lumetta's ECE 120 lecture notes is 170 pages long. If Prof. Lumetta decided to refer to each page using fixed-length binary words, what is the **minimum number of bits** needed per page?

Minimum number of bits: _____ (decimal number)

How many additional pages can Prof. Lumetta add to his lecture notes while keeping the same number of bits?

Additional number of pages: _____ (decimal number)

2. **(2 points)** Perform the following **bitwise** logical operations.

a. 0010 NAND 0011 = _____ (binary)

b. 1001 XOR (NOT(0011)) = _____ (binary)

3. **(3 points)** Perform the following operation in **4-bit 2's complement** representation.

$1010 - 1110 =$ _____ (binary)

Circle one: Carry out? YES NO

Circle one: Overflow? YES NO

4. **(1 point)** Let x_{88} be an 8-bit 2's complement number. What is its decimal value?

$x_{88} =$ _____ (decimal number)

5. **(2 points)** What is the largest positive number that a 7-bit unsigned number can represent?

Your answer in decimal: _____

What is the largest positive number that a 7-bit 2's complement number can represent?

Your answer in decimal: _____

Problem 1 (10 points): Binary Representation and Operations

1. **(2 points)** The current version of Prof. Lumetta's ECE 120 lecture notes is 170 pages long. If Prof. Lumetta decided to refer to each page using fixed-length binary words, what is the **minimum number of bits** needed per page?

Minimum number of bits: 8 (decimal number)

$$\lceil \log_2(170) \rceil$$

How many additional pages can Prof. Lumetta add to his lecture notes while keeping the same number of bits?

Additional number of pages: 86 (decimal number)

$$\underline{256 - 170}$$

2. **(2 points)** Perform the following **bitwise** logical operations.

a. 0010 NAND 0011 = 1 1 0 1 (binary)

b. 1001 XOR (NOT(0011)) = 0 1 0 1 (binary)

3. **(3 points)** Perform the following operation in **4-bit 2's complement** representation.

$1010 - 1110 =$ 1 1 0 0 (binary)

Circle one: Carry out? YES NO

Circle one: Overflow? YES NO

4. **(1 point)** Let **x88** be an 8-bit 2's complement number. What is its decimal value?

$x88 =$ -120 (decimal number)

5. **(2 points)** What is the largest positive number that a 7-bit unsigned number can represent?

Your answer in decimal: 127

What is the largest positive number that a 7-bit 2's complement number can represent?

Your answer in decimal: 63

Problem 2 (15 points): Bit-Sliced Comparator

In this problem, you will design circuit M (as shown in Figure 1) for a bit-sliced comparator whose bit-slice design is shown in Figure 2. It compares two n-bit unsigned binary numbers A = $a_{n-1} \dots a_1 a_0$ and B = $b_{n-1} \dots b_1 b_0$. It outputs the following.

$$\begin{aligned}L_{\text{out}} &= 1 \text{ if and only if } A < B \\E_{\text{out}} &= 1 \text{ if and only if } A = B \\G_{\text{out}} &= 1 \text{ if and only if } A > B\end{aligned}$$




Figure 1




Figure 2.

1. (1 point) Specify the initial inputs L_n , E_n , and G_n .


$$L_n, E_n, G_n = \underline{\hspace{2cm}}$$

2. (4 points) In this and next parts, you will design the circuit M. Give the **minimal SOP** expression for $E_{\text{out}}(a,b,L,E,G)$. In order to avoid drawing a 5-variable K-map, realize that the expression should not depend on L and G. Therefore, E_{out} only depends on the three remaining variables. Use the following 3-variable K-map if needed.


$$E_{\text{out}}(a,b,L,E,G) = \underline{\hspace{2cm}}$$

		00	01	11	10
		0			
		1			
					E_{out}

3. (4 points) Now give the **minimal SOP** expression for $G_{out}(a,b,L,E,G)$. Again, we can avoid a 5-variable K-map by realizing that the expression does not depend on L. Use the following 4-variable K-map if needed. You may use don't-cares in the K-map.



Parts 4, 5, and 6 below are unrelated to Parts 1, 2, and 3 on the previous page. We are now building a 4-bit comparator using the following adder-based circuit.



4. (2 points) Although the inputs A and B are unsigned, the above circuit effectively calculates $A - B$, and the result S can be interpreted as a two's complement number. Based on this knowledge, write down the **Boolean expression for E_{out}** which indicates $A = B$. Write it as a function of adder output signals s_3 , s_2 , s_1 , and s_0 .

$$E_{out} = \underline{\hspace{10cm}}$$

5. (2 points) Now write down the Boolean expression for L_{out} which indicates $A < B$. L_{out} can be a function of the adder outputs c_4 , c_3 , c_2 , c_1 , s_3 , s_2 , s_1 , and s_0 .

$$L_{out} = \underline{\hspace{10cm}}$$

6. (2 points) Finally, write down the Boolean expression for G_{out} which indicates $A > B$. It can be a function of any adder output signals, or it can be a function of the output signals implemented above, which are E_{out} and L_{out} .

$$G_{out} = \underline{\hspace{10cm}}$$

1. (1 point) Specify the initial inputs L_n , E_n , and G_n .

$$L_n, E_n, G_n = \underline{\underline{0 \ 1 \ 0}}$$

2. (4 points) In this and next parts, you will design the circuit M. Give the **minimal SOP** expression for $E_{out}(a,b,L,E,G)$. In order to avoid drawing a 5-variable K-map, realize that the expression should not depend on L and G. Therefore, E_{out} only depends on the three remaining variables. Use the following 3-variable K-map if needed.

$$E_{out}(a,b,L,E,G) = \underline{\underline{\bar{a}\bar{b}E + abE}}$$

Expression should be unique

		00	01	11	10
		0	0	0	0
		1	1	0	1
					E_{out}

$$E = \bar{a}\bar{b}E + abE$$

bE

		00	01	11	10
a	0	1			
	1		1		

$$= \boxed{\bar{a}\bar{b}E + abE}$$

a	b	E	E_{out}
0	0	0	0
1	0	0	1
2	0	1	0
3	0	1	0
4	1	0	0
5	1	0	0
6	1	1	0
7	1	1	1

3. (4 points) Now give the **minimal SOP** expression for $G_{out}(a,b,L,E,G)$. Again, we can avoid a 5-variable K-map by realizing that the expression does not depend on L. Use the following 4-variable K-map if needed. You may use don't-cares in the K-map.

$$G_{out}(a,b,L,E,G) = \underline{G + a\bar{b}E}$$

		EG			
		00	01	11	10
		00	1	X	0
		01	1	X	0
		11	1	X	0
		10	1	X	1
					G_{out}

4. (2 points) Although the inputs A and B are unsigned, the above circuit effectively calculates $A - B$, and the result S can be interpreted as a two's complement number. Based on this knowledge, write down the **Boolean expression for E_{out}** which indicates $A = B$. Write it as a function of adder output signals s_3, s_2, s_1 , and s_0 .

$$E_{out} = \underline{\bar{s}_3 \bar{s}_2 \bar{s}_1 \bar{s}_0}$$

5. (2 points) Now write down the Boolean expression for L_{out} which indicates $A < B$. L_{out} can be a function of the adder outputs $c_4, c_3, c_2, c_1, s_3, s_2, s_1$, and s_0 .

$$L_{out} = \underline{s_3}$$

6. (2 points) Finally, write down the Boolean expression for G_{out} which indicates $A > B$. It can be a function of any adder output signals, or it can be a function of the output signals implemented above, which are E_{out} and L_{out} .

$$G_{out} = \underline{\bar{s}_3 (s_2 + s_1 + s_0)}$$

Problem 3 (24 points): FSM Design Problem

In this problem, you will implement the FSM of a dynamic cruise controller (DCC) used in any modern vehicle. The proposed DCC should automatically adjust your vehicle's speed to maintain a safe distance between your car and the car in front of you. The car uses cameras and other range sensors to measure the distance between the cars on the same lane.


Note: A distance measuring system is already installed in the car and its output **R** is available to you. R is represented as an 8-bit unsigned value. The DCC is intended to keep your car within a safe distance specified as desired values of L and H, i.e., $L \leq R < H$, and $L < H$.

If R is between L and H, the controller stops accelerating or decelerating the car and instead maintains a constant speed; this is to prevent it from cycling the car decelerating and accelerating too often. For example, to maintain an average distance of 100 feet, L might be 75 feet, and H might be 125 feet.

Note that there is a maximum speed limit. When the car reaches the maximum speed, the car engine would generate a high signal $N_s=1$. The DCC controller will use the signal to maintain a constant maximum speed until the sensing distance R becomes smaller than L (i.e. $R < L$). Otherwise, $N_s = 0$.

Consider another signal N_D , which is 1 so long as DCC is active, and otherwise 0. Note: for the safety of the system, whenever the driver presses the brake-pedal, N_D becomes 0.

For some design requirements, your FSM is required to have only a single 1-bit input signal, denoted D (as shown in the following figure). To determine the status of the signals (N_s and N_D), they are connected to the multiplexer (whose output is an input to your FSM) that allows you to access the state of the signals as well as the output of the comparator. The circuit is shown in the figure below.



Note that the signal Z is the output of a Greater-Than comparator. Note: $Z = 1$, if $M > N$, and 0 otherwise.

The following state diagram of the Moore FSM of the desired DCC controller is given to you to get started with the implementation of Your FSM. Note: The outputs (U, F, and G) in each state are partially filled with desired bits. The states are described on the table below. The current state of the FSM is denoted as ABC. The input to your FSM is 1-bit signal D. The output of your FSM are three signals F, U and G. Signal U controls the multiplexer that selects the M input to the comparator. Signal F is a 2-bit signal (F_1F_0) that controls the engine. We choose the representation as $F_1F_0 = 00$ (keeps the car at a constant speed), $F_1F_0=01$ (decelerates the car), $F_1F_0=10$ (accelerates the car), and $F_1F_0 = 11$ (manual mode). G is 2-bit signal (G_1G_0) that controls the multiplexer for the input D. U can be don't care (X) if not used in a state.




Figure 3. State Diagram

States/ ABC	Description
RST/000	Reset state. It keeps the car in manual mode. It checks N_D and makes a transition if $N_D = 1$
ACL1/001	Acceleration state 1. It accelerates the car. It checks N_D and makes necessary transitions.
ACL2/010	Acceleration state 2. It keeps accelerating the car. It checks L , compares it with R and makes necessary transitions.
DCL1/011	Deceleration state 1. It decelerates the car. It checks N_D and makes necessary transitions.
CST1/100	Constant speed state 1. It keeps the car at a constant speed. It checks H , compares it with R and makes necessary transitions.
DCL2/101	Decelerate state 2. It keeps decelerating the car. It checks L , compares it with R and makes necessary transitions.
ACL3/110	Accelerate state 3. It keeps accelerating the car. It checks N_S and makes necessary transitions.
CST2/111	Constant speed state 2. It keeps the car at a constant speed. It checks L and makes necessary transitions.

1. [8 points] Fill out the missing information of states DCL2, CST1 and CST2 on the state diagram of figure 3.
2. [6 points] Draw the next state transition table and derive the next state transition expression in minimal SOP. Let A^+, B^+, C^+ denote the next state of the FSM. Hint: The FSM has only one input D. Thus, you need 4-variable k-map.


3. [2 points] Derive the expression output expression F_0 in terms of A, B, C in minimal SOP

4. [2 points] Derive the expression output expression F_1 in terms of A, B, C in minimal SOP

5. [2 points] Derive the expression U in terms of A, B, C in minimal SOP

6. [2 point] Derive the expression G_0 in terms of A, B, C in minimal SOP

7. [2 point] Derive the expression G_1 in terms of A, B, C in minimal SOP



States/ ABC	Description
RST/000	Reset state. It keeps the car in manual mode. It checks N_D and makes a transition if $N_D = 1$
ACL1/001	Acceleration state 1. It accelerates the car. It checks N_D and makes necessary transitions.
ACL2/010	Acceleration state 2. It keeps accelerating the car. It checks L , compares it with R and makes necessary transitions.
DCL1/011	Deceleration state 1. It decelerates the car. It checks N_D and makes necessary transitions.
CST1/100	Constant speed state 1. It keeps the car at a constant speed. It checks H , compares it with R and makes necessary transitions.
DCL2/101	Decelerate state 2. It keeps decelerating the car. It checks L , compares it with R and makes necessary transitions.
ACL3/110	Accelerate state 3. It keeps accelerating the car. It checks N_S and makes necessary transitions.
CST2/111	Constant speed state 2. It keeps the car at a constant speed. It checks L and makes necessary transitions.

2. [6 points] Draw the next state transition table and derive the next state transition expression in minimal SOP. Let A^+, B^+, C^+ denote the next state of the FSM. Hint: The FSM has only one input D. Thus, you need 4-variable k-map.

	A	B	C	D	A^+	B^+	C^+
RST	0	0	0	0	0	0	0
	0	0	0	1	0	0	1
	0	0	1	0	0	0	0
ACL1	0	0	1	1	0	1	0
	0	1	1	0	1	0	0
ACL2	0	1	0	0	1	0	0
	0	1	0	1	0	1	1
DCL1	0	1	1	0	0	0	0
	0	1	1	1	1	0	1
CST1	1	0	0	0	1	1	0
	1	0	0	1	0	0	0
DCL2	1	0	1	0	1	0	0
	1	0	1	1	0	1	1
ACL3	1	1	0	0	1	1	0
	1	1	0	1	1	1	1
CST2	1	1	1	0	1	1	1
	1	1	1	1	0	1	1

	AB \ CD			
RST	00	01	11	10
	00	•	1	0
	01	1	0	1
	11	1	1	1
	10	1	1	1

$$A^+ = \bar{A}BCD + B\bar{C}\bar{D} + A\bar{C} + A\bar{D}$$

	AB \ CD			
RST	00	01	11	10
	00	1	1	0
	01	1	0	1
	11	1	1	1
	10	1	1	1

$$B^+ = \bar{B}CD + B\bar{C}\bar{D} + A\bar{C}\bar{D} + AB$$

	AB \ CD			
RST	00	01	11	10
	00	1	1	1
	01	1	1	1
	11	1	1	1
	10	1	1	1

$$C^+ = \bar{A}\bar{C}D + BD + ABC + ACD$$

	A	B	C	F_1	F_0	G_1	G_0	U
	0	0	0	1	1	0	0	x
	0	0	1	1	0	0	0	x
	0	1	0	1	0	1	1	0
	0	1	1	0	1	0	0	x
	1	0	0	0	0	1	1	1
	1	0	1	0	1	1	1	0
	1	1	0	1	0	0	1	x
	1	1	1	0	0	1	1	0

	BC \ AB			
RST	00	01	11	10
	00	1	1	1
	01	1	1	1
	11	1	1	1
	10	1	1	1

$$F_0 = \bar{A}\bar{B}\bar{C} + \bar{A}BC + A\bar{B}C$$

4. [2 points] Derive the expression output expression F_1 in terms of A, B, C in minimal SOP

		$B\bar{C}$			
		00	01	11	10
		0	1	1	
		1			1

$$F_1 = \bar{A}\bar{B} + B\bar{C}$$

5. [2 points] Derive the expression U in terms of A, B, C in minimal SOP

		$B\bar{C}$			
		00	01	11	10
		0	x	x	x
		1			x

$$U = \bar{B}\bar{C}$$

OR

$$U = A\bar{C}$$

6. [2 point] Derive the expression G_0 in terms of A, B, C in minimal SOP

		$B\bar{C}$			
		00	01	11	10
		0			
		1	1	1	1

$$G_0 = A + \bar{B}\bar{C}$$

8

		$B\bar{C}$			
		00	01	11	10
		0			
		1	1	1	1

7. [2 point] Derive the expression G_1 in terms of A, B, C in minimal SOP

$$G_1 = \bar{A}\bar{B}\bar{C} + A\bar{B} + AC$$

Problem 4 (10 points): LC-3 Interpretation and Assembly

1. The program below consists of LC-3 instructions and data.

x3000 0010 0110 0000 1011 LD R3, #11

x3001 0101 1011 0110 0000 _____

x3002 0110 1100 1100 0000 _____

x3003 0000 0110 0000 0011 BRzp #3

x3004 1001 1001 1011 1111 _____

x3005 0001 1101 0010 0001 _____

x3006 0111 1100 1100 0000 _____

x3007 0001 0110 1110 0001 _____

x3008 0001 1011 0110 0001 ADD R5, R5, #1

x3009 0001 1101 0111 1000 _____

x300A 0000 1001 1111 0111 _____

x300B 1111 0000 0010 0101 HALT

x300C 1111 0000 0000 0000 FILL .xF000

a. **(8 points)** Decode the remaining instructions in the program above into LC-3 assembly language using the format shown in those already done for you. Note that all blanks correspond to instructions, not data.

b. **(2 points)** In twenty words or less, explain what the program does.

1. The program below consists of LC-3 instructions and data.

x3000 0010 0110 0000 1011	LD R3, #11
x3001 0101 1011 0110 0000	<u>AND R5, R5, #0</u>
x3002 0110 1100 1100 0000	<u>LDR R6, R3, #0</u>
x3003 0000 0110 0000 0011	BRzp #3
x3004 1001 1001 1011 1111	<u>NOT R4, R6</u>
x3005 0001 1101 0010 0001	<u>ADD R6, R9, #1</u>
x3006 0111 1100 1100 0000	<u>STR R6, R3, #0</u>
x3007 0001 0110 1110 0001	<u>ADD R3, R3, #1</u>
x3008 0001 1011 0110 0001	ADD R5, R5, #1
x3009 0001 1101 0111 1000	<u>ADD R6, R5, #-8</u>
x300A 0000 <u>1001</u> <u>1111</u> <u>0111</u>	<u>BRn #-9</u>
x300B 1111 0000 0010 0101	HALT
x300C 1111 0000 0000 0000	FILL .xF000

- b. (2 points) In twenty words or less, explain what the program does.

Read consecutive 8 memory location starting from xF000. If the value read is negative, invert the value (i.e. make it positive) and put it back into its location.

Problem 5 (24 points)

In this problem we introduce a new instruction to the LC3 instruction set, called STLDR.

STLDR BaseR1, BaseR2, OP2*

Note: OP2 may be SR2 or SEXT[imm5]

IR[5] bit =1 if OP2 is SEXT[imm5], else 0.

This instruction copies a value from one memory location whose address is stored in the register specified by IR[11:9] bits to another memory location whose address is specified as a Base-relative address, **BaseR2+OP2**. STLDR has opcode 1101 and the RTL is:

$$M[BaseR2 + OP2] \leftarrow M[BaseR1]$$

1. (4 points) Give the binary encoding of the instruction **STLDR R3, R4, R5** by filling in the missing bits.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
										0	0	0			

2. (2 points) Identify the bug in the instruction **STLDR R2, R1, #-32**.
-

3. (6 points) Fill the missing microinstructions that implement the STLDR instruction **after the decode state**.

Answer: 1. MAR \leftarrow BaseR1


2. _____

3. _____

4. _____

4. (4 points) Draw the state diagram for **STLDR** after the decode state with the arc labels as needed, the RTLs mentioned in the states, and include the state numbers in the boxes provided. State numbers 51, 52, 53, and 54 are available as additional states for your use. Hint: your answer should be consistent with the simplified Patt and Patel microsequencer circuit attached to this booklet.

Note: $51_{10} = 110011_2, 52_{10} = 110100_2, 53_{10} = 110101_2, 54_{10} = 110110_2$



5. **(8 points)** Determine the control ROM microinstructions that implement the RTL statements from part (3). Complete the table below by filling in **0**, **1**, or **x** as appropriate. Specify ROM addresses in **decimal**. Note that your first state number is implied by the decode strategy used in the LC-3 microarchitecture. State numbers 51, 52, 53, and 54 are available as additional states for your use. The order needs to match your solution in part (3).

1. (4 points) Give the binary encoding of the instruction **STLDR R3, R4, R5** by filling in the missing bits.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	1	0	1	1	1	0	0	0	0	0	1	0	1

2. (2 points) Identify the bug in the instruction **STLDR R2, R1, #32**

Using 5-bit offset we can not represent #-32
(i.e. wrong Operand)

3. (6 points) Fill the missing microinstructions that implement the STLDR instruction **after the decode state**.

Answer: 1. $MAR \leftarrow BaseR1$


2. $MDR \leftarrow M[MAR]$

3. $MAR \leftarrow [BaseR2 + OP2]$

4. $M[MAR] \leftarrow MDR$

4. (4 points) Draw the state diagram for STLDR after the decode state with the arc labels as needed, the RTLS mentioned in the states, and include the state numbers in the boxes provided. State numbers 51, 52, 53, and 54 are available as additional states for your use. Hint: your answer should be consistent with the simplified Patt and Patel microsequencer circuit attached to this booklet.

Note: $51_{10} = 110011_2$, $52_{10} = 110100_2$, $53_{10} = 110101_2$, $54_{10} = 110110_2$



5. **(8 points)** Determine the control ROM microinstructions that implement the RTL statements from part (3). Complete the table below by filling in **0**, **1**, or **x** as appropriate. Specify ROM addresses in **decimal**. Note that your first state number is implied by the decode strategy used in the LC-3 microarchitecture. State numbers 51, 52, 53, and 54 are available as additional states for your use. The order needs to match your solution in part (3).

			ROM address in decimal
13	0	IRD	
52	0	COND(3), COND0 is LSB	J(6), J0 is the LSB
54	0	000	Do not fill in datapath control word fields for these two microinstructions. But be sure to fill in the remaining two.
55	0	001	
56	0	000	
57	0	001	
58	0	000	
59	0	001	
60	0	000	
61	0	001	
62	0	000	
63	0	001	
64	0	000	
65	0	001	
66	0	000	
67	0	001	
68	0	000	
69	0	001	
70	0	000	
71	0	001	
72	0	000	
73	0	001	
74	0	000	
75	0	001	
76	0	000	
77	0	001	
78	0	000	
79	0	001	
80	0	000	
81	0	001	
82	0	000	
83	0	001	
84	0	000	
85	0	001	
86	0	000	
87	0	001	
88	0	000	
89	0	001	
90	0	000	
91	0	001	
92	0	000	
93	0	001	
94	0	000	
95	0	001	
96	0	000	
97	0	001	
98	0	000	
99	0	001	
100	0	000	
101	0	001	
102	0	000	
103	0	001	
104	0	000	
105	0	001	
106	0	000	
107	0	001	
108	0	000	
109	0	001	
110	0	000	
111	0	001	
112	0	000	
113	0	001	
114	0	000	
115	0	001	
116	0	000	
117	0	001	
118	0	000	
119	0	001	
120	0	000	
121	0	001	
122	0	000	
123	0	001	
124	0	000	
125	0	001	
126	0	000	
127	0	001	
128	0	000	
129	0	001	
130	0	000	
131	0	001	
132	0	000	
133	0	001	
134	0	000	
135	0	001	
136	0	000	
137	0	001	
138	0	000	
139	0	001	
140	0	000	
141	0	001	
142	0	000	
143	0	001	
144	0	000	
145	0	001	
146	0	000	
147	0	001	
148	0	000	
149	0	001	
150	0	000	
151	0	001	
152	0	000	
153	0	001	
154	0	000	
155	0	001	
156	0	000	
157	0	001	
158	0	000	
159	0	001	
160	0	000	
161	0	001	
162	0	000	
163	0	001	
164	0	000	
165	0	001	
166	0	000	
167	0	001	
168	0	000	
169	0	001	
170	0	000	
171	0	001	
172	0	000	
173	0	001	
174	0	000	
175	0	001	
176	0	000	
177	0	001	
178	0	000	
179	0	001	
180	0	000	
181	0	001	
182	0	000	
183	0	001	
184	0	000	
185	0	001	
186	0	000	
187	0	001	
188	0	000	
189	0	001	
190	0	000	
191	0	001	
192	0	000	
193	0	001	
194	0	000	
195	0	001	
196	0	000	
197	0	001	
198	0	000	
199	0	001	
200	0	000	
201	0	001	
202	0	000	
203	0	001	
204	0	000	
205	0	001	
206	0	000	
207	0	001	
208	0	000	
209	0	001	
210	0	000	
211	0	001	
212	0	000	
213	0	001	
214	0	000	
215	0	001	
216	0	000	
217	0	001	
218	0	000	
219	0	001	
220	0	000	
221	0	001	
222	0	000	
223	0	001	
224	0	000	
225	0	001	
226	0	000	
227	0	001	
228	0	000	
229	0	001	
230	0	000	
231	0	001	
232	0	000	
233	0	001	
234	0	000	
235	0	001	
236	0	000	
237	0	001	
238	0	000	
239	0	001	
240	0	000	
241	0	001	
242	0	000	
243	0	001	
244	0	000	
245	0	001	
246	0	000	
247	0	001	
248	0	000	
249	0	001	
250	0	000	
251	0	001	
252	0	000	
253	0	001	
254	0	000	
255	0	001	
256	0	000	
257	0	001	
258	0	000	
259	0	001	
260	0	000	
261	0	001	
262	0	000	
263	0	001	
264	0	000	
265	0	001	
266	0	000	
267	0	001	
268	0	000	
269	0	001	
270	0	000	
271	0	001	
272	0	000	
273	0	001	
274	0	000	
275	0	001	
276	0	000	
277	0	001	
278	0	000	
279	0	001	
280	0	000	
281	0	001	
282	0	000	
283	0	001	
284	0	000	
285	0	001	
286	0	000	
287	0	001	
288	0	000	
289	0	001	
290	0	000	
291	0	001	
292	0	000	
293	0	001	
294	0	000	
295	0	001	
296	0	000	
297	0	001	
298	0	000	
299	0	001	
300	0	000	
301	0	001	
302	0	000	
303	0	001	
304	0	000	
305	0	001	
306	0	000	
307	0	001	
308	0	000	
309	0	001	
310	0	000	
311	0	001	
312	0	000	
313	0	001	
314	0	000	
315	0	001	
316	0	000	
317	0	001	
318	0	000	
319	0	001	
320	0	000	
321	0	001	
322	0	000	
323	0	001	
324	0	000	
325	0	001	
326	0	000	
327	0	001	
328	0	000	
329	0	001	
330	0	000	
331	0	001	
332	0	000	
333	0	001	
334	0	000	
335	0	001	
336	0	000	
337	0	001	
338	0	000	
339	0	001	
340	0	000	
341	0	001	
342	0	000	
343	0	001	
344	0	000	
345	0	001	
346	0	000	
347	0	001	
348	0	000	
349	0	001	
350	0	000	
351	0	001	
352	0	000	
353	0	001	
354	0	000	
355	0	001	
356	0	000	
357	0	001	
358	0	000	
359	0	001	
360	0	000	
361	0	001	
362	0	000	
363	0	001	
364	0	000	
365	0	001	
366	0	000	
367	0	001	
368	0	000	
369	0	001	
370	0	000	
371	0	001	
372	0	000	
373	0	001	
374	0	000	
375	0	001	
376	0	000	
377	0	001	
378	0	000	
379	0	001	
380	0	000	
381	0	001	
382	0	000	
383	0	001	
384	0	000	
385	0	001	
386	0	000	
387	0	001	
388	0	000	
389	0	001	
390	0	000	
391	0	001	
392	0	000	
393	0	001	
394	0	000	
395	0	001	
396	0	000	
397	0	001	
398	0	000	
399	0	001	
400	0	000	
401	0	001	
402	0	000	
403	0	001	
404	0	000	
405	0	001	
406	0	000	
407	0	001	
408	0	000	
409	0	001	
410	0	000	
411	0	001	
412	0	000	
413	0	001	
414	0	000	
415	0	001	
416	0	000	
417	0	001	
418	0	000	
419	0	001	
420	0	000	
421	0	001	
422	0	000	
423	0	001	
424	0	000	
425	0	001	
426	0	000	
427	0	001	
428	0	000	
429	0	001	
430	0	000	
431	0	001	
432	0	000	
433	0	001	
434	0	000	
435	0	001	
436	0	000	
437	0	001	
438	0	000	
439	0	001	
440	0	000	
441	0	001	
442	0	000	
443	0	001	
444	0	000	
445	0	001	
446	0	000	
447	0	001	
448	0	000	
449	0	001	
450	0	000	
451	0	001	
452	0	000	
453	0	001	
454	0	000	
455	0	001	
456</td			

Problem 6 (7 points): LC3 Basics**1. (1+4 points) Shifting Time:**

- a. Suppose a register has a value x0002. What is the value of the register **in hex** after shifting the bits to the **left by 2 bits**?

Answer: x_____

- b. Complete the following assembly program to shift the value stored in R3 to the left by four bits. Assume there is some initial value in R3.

```
.ORIG x3000
AND R2,R2,#0
ADD R2,R2,#4
LOOP    BRz DONE
```

```
BRnzp LOOP
DONE    HALT
.END
```

2. [2 points] One of our resident ECE programmers intended to write an LC-3 program to output a % to the monitor and then halt. Unfortunately, the programmer got confused about the semantics of each of the opcodes (i.e., exactly what function is carried out by the LC-3 in response to each opcode). Replace exactly **one** opcode in this program with the correct one to make the program work as intended, mentioning the line number and the corrected instruction as your answer.

```
.ORIG x3000      ;line 0
STI R0, LABL    ;line 1
OUT             ;line 2
HALT            ;line 3
LABL .STRINGZ "%" ;line 4
.END            ;line 5
```

Answer: Line number:_____ Correct Instruction:_____

(5 points) Shifting Time:

- a. Suppose a register has a value x0002. What is the value of the register **in hex** after shifting the bits to the **left by 2 bits**?

Answer: x 0008

- b. Complete the following assembly program to shift the value stored in R3 to the left by four bits. Assume there is some initial value in R3.

```
.ORIG x3000
AND R2,R2,#0
ADD R2,R2,#4
LOOP    BRz DONE
        ADD R3,R3,R3
        ADD R2,R2,#-1
        BRnzp LOOP
DONE     HALT
.END
```

2. **[2 points]** One of our resident ECE programmers intended to write an LC-3 program to output a character % to the monitor and then halt. Unfortunately, the programmer got confused about the functions of the opcodes. Replace exactly **one** instruction in this program with the correct one to make the program work as intended. Mention the line number and the corrected instruction as your answer.

```
.ORIG x3000      ;line 0
STI R0, LABL    ;line 1
OUT             ;line 2
HALT            ;line 3
LABL .STRINGZ "%"
                ;line 4
.END            ;line 5
```

Answer: Line number: 1 Correct Instruction: LD R0, LABL

Problem 7 (10 points): LC-3 Assembly Language Interpretation

1. [3 points] In each of the three small programs below, assume that memory location x3004 has been initialized with some bits before the programs are run. We know that the 16 bits in that location may be interpreted as a 2's complement integer, an address, an ASCII value, or an instruction. For each program indicate what the value in x3004 is interpreted as.

A)

```
.ORIG x3000
LDI R0, H
ADD R0, R0, #1
HALT
H    .FILL x3004
.END
```

Answer:

B)

```
.ORIG x3000
LDI R0, J
LDR R1, R0, #0
HALT
J    .FILL x3004
.END
```

Answer:

C)

```
.ORIG x3000
LDI R0, K
OUT
HALT
K    .FILL x3004
.END
```

Answer:

2. [4 points] Consider the following LC-3 assembly language program:

```
.ORIG x3000
L1    LEA R1, L1
      AND R2, R2, x0
      ADD R2, R2, x2
      LD   R3, P1
L2    LDR R0, R1, xC
      OUT
      ADD R3, R3, #-1
      BRz DONE
      ADD R1, R1, R2
      BR   L2
```

```

DONE HALT
P1    .FILL  x7
      .STRINGZ "NNeaummaasntne!?"
      .END

```

- A) After this program is assembled and loaded, what binary pattern is stored in memory location x3005?

Answer (Convert the binary pattern into Hex):

- B) What is the output of this program?

Answer:

3. [3 points] The following LC-3 program is assembled and then executed. There are no assemble time or run-time errors. **Assume all registers are initialized to 0 before the program executes.**

```

.ORIG      x3000
LEA R0, LABL
STR R1, R0, #3
TRAP      x22          ; PUTS
TRAP      x25          ; HALT
LABL    .STRINGZ "ECE120"
LABL2   .STRINGZ "AMAZING"
.END

```

- A) What is the address of the memory location labeled LABL?

Answer: _____

- B) What is the address of the memory location labeled LABL2?

Answer: _____

- C) What is the output of this program?

Answer: _____

Problem 7 (10 points): LC-3 Assembly Language Interpretation

1. [3 points] In each of the three small programs below, assume that memory location x3004 has been initialized with some bits before the programs are run. We know that the 16 bits in that location may be interpreted as a 2's complement integer, an address, an ASCII value, or an instruction. For each program indicate what the value in x3004 is interpreted as.

A)

```
.ORIG x3000
LDI R0, H
ADD R0, R0, #1
HALT
H    .FILL x3004
.END
```

Answer: 2's Complement Integer

B)

```
.ORIG x3000
LDI R0, J
LDR R1, R0, #0
HALT
J    .FILL x3004
.END
```

Answer: An Address

13

C)

```
.ORIG x3000
LDI R0, K
OUT
HALT
K    .FILL x3004
.END
```

Answer: An ASCII Value

2. [4 points] Consider the following LC-3 assembly language program:

```

.ORIG x3000
L1    LEA R1, L1
      AND R2, R2, x0
      ADD R2, R2, x2
      LD  R3, P1
L2    LDR R0, R1, xC
      OUT
      ADD R3, R3, #-1
      BRz DONE
      ADD R1, R1, R2
      BR  L2
DONE  HALT
P1    .FILL x7
      .STRINGZ "NNeummaasntne!?"
      .END

```

- A) After this program is assembled and loaded, what binary pattern is stored in memory location x3005?

Answer (Convert the binary pattern into Hex): 11110000 0010 0001 = xF021

- B) What is the output of this program?

Answer: Neumann

3. [3 points] The following LC-3 program is assembled and then executed. There are no assemble time or run-time errors. **Assume all registers are initialized to 0 before the program executes.**

```
.ORIG    x3000
LEA R0, LABL
STR R1, R0, #3
TRAP    x22          ; PUTS
        x25          ; HALT
LABL    .STRINGZ "ECE120"
LABL2   .STRINGZ "AMAZING"
.END
```

14

- A) What is the address of the memory location labeled LABL?

Answer: *x 3004*

- B) What is the address of the memory location labeled LABL2?

Answer: *x 300B*

- C) What is the output of this program?

Answer: *ECE*